T
EDA Engineer
Accepting applicationsTekClap · Austin, TX
Contract Mid_senior ASICCadenceMentorRTLSoC
Posted
1d ago
Category
Design
Experience
Mid_senior
Country
United States
We are looking for an experienced Staff CAD Engineer to support advanced GPU and SoC development programs. The ideal candidate will have strong expertise in CAD methodologies, ASIC design flows, low-power design techniques, and EDA tool development.
Key Responsibilities
Develop and improve CAD tools, flows, and methodologies for ASIC/GPU/SoC designs.
Support low-power design analysis, optimization, verification, and signoff processes.
Troubleshoot and resolve complex design flow and automation challenges.
Collaborate with RTL, Verification, Physical Design, and Architecture teams.
Drive design automation and engineering best practices.
Work with internal teams and EDA vendors to improve tool capabilities and design efficiency.
Required Qualifications
6+ years of experience in CAD Engineering, Design Methodology, or Design Enablement for ASIC, GPU, CPU, or SoC projects.
Strong understanding of the complete ASIC design flow, including RTL, verification, synthesis, physical design, timing, power, and signoff.
Experience with low-power design tools and methodologies such as PrimePower, PowerArtist, Joules, RTL Architect, or similar tools.
Hands-on experience with EDA tools from Synopsys, Cadence, or Mentor Graphics.
Experience with EMIR analysis tools such as RedHawk, Voltus, Totem, or comparable solutions.
Strong analytical, troubleshooting, and problem-solving skills.
Excellent communication and collaboration abilities.
Education
Bachelor's degree in Computer Science, Computer Engineering, Electrical Engineering, or a related field.
Master's degree or PhD is a plus.
If you are interested or know someone who would be a great fit, please share your resume.
Show more Show less
Key Responsibilities
Develop and improve CAD tools, flows, and methodologies for ASIC/GPU/SoC designs.
Support low-power design analysis, optimization, verification, and signoff processes.
Troubleshoot and resolve complex design flow and automation challenges.
Collaborate with RTL, Verification, Physical Design, and Architecture teams.
Drive design automation and engineering best practices.
Work with internal teams and EDA vendors to improve tool capabilities and design efficiency.
Required Qualifications
6+ years of experience in CAD Engineering, Design Methodology, or Design Enablement for ASIC, GPU, CPU, or SoC projects.
Strong understanding of the complete ASIC design flow, including RTL, verification, synthesis, physical design, timing, power, and signoff.
Experience with low-power design tools and methodologies such as PrimePower, PowerArtist, Joules, RTL Architect, or similar tools.
Hands-on experience with EDA tools from Synopsys, Cadence, or Mentor Graphics.
Experience with EMIR analysis tools such as RedHawk, Voltus, Totem, or comparable solutions.
Strong analytical, troubleshooting, and problem-solving skills.
Excellent communication and collaboration abilities.
Education
Bachelor's degree in Computer Science, Computer Engineering, Electrical Engineering, or a related field.
Master's degree or PhD is a plus.
If you are interested or know someone who would be a great fit, please share your resume.
Show more Show less