CAD/EDA Engineer - ASIC Automation

CAD/EDA Engineer (ASIC Automation)
We’re looking for a CAD/EDA Engineer to build and scale automation across the ASIC design lifecycle, with a focus on improving productivity, reliability, and overall design efficiency.
What you’ll do
Develop and optimize EDA/CAD flows across the full RTL-to-GDSII lifecycle, covering synthesis, place & route, verification, STA, and signoff, ensuring smooth and reliable execution.
Build scalable automation frameworks including validation checks, regression systems, and QoR monitoring solutions that directly improve design quality and turnaround time.
Design and implement dashboards and analytics tools that provide clear visibility into KPIs, design progress, and quality metrics for engineering teams.
Leverage AI-assisted tools like ChatGPT and GitHub Copilot to accelerate development, debug complex flows, and extract insights from large-scale design data.
Collaborate closely with RTL, Physical Design, DV, DFT, and STA teams to identify bottlenecks and translate them into efficient, automated solutions.
Work within Linux-based environments, integrating tools across compute farms and distributed systems to support large-scale design execution.
Analyze logs, timing reports, and power data to generate actionable insights and continuously improve flow performance and reliability.
What we’re looking for
5+ years of experience in CAD/EDA or semiconductor engineering, with strong programming skills in Python and scripting languages such as TCL, Bash, or Perl.
Solid understanding of ASIC design flows from RTL through synthesis, P&R, STA, and verification, along with hands-on experience building automation tools or frameworks.
Experience working in Linux/Unix environments and familiarity with job scheduling systems used in large-scale compute setups.
Strong analytical and problem-solving skills, with the ability to work on complex systems and improve efficiency through automation.
Nice to have
Experience with industry-standard EDA tools such as Synopsys, Cadence, or Siemens/Mentor Graphics, along with familiarity with timing, power analysis, and ASIC design data.
Exposure to data engineering concepts including data pipelines, parsing, and analytics workflows, especially when dealing with large volumes of design data.
Experience building internal tools or dashboards using frameworks like Flask, Django, or React, and working with cloud or distributed infrastructure.

Show more Show less