UT
Verification Lead
Accepting applicationsUnivision Technology Consulting Pvt. Ltd. · Greater Bengaluru Area
Full-Time Mid_senior ASICDDREthernetPCIePerl
Estimated market salary
βΉ27-49 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
6d ago
Category
Verification
Experience
Mid_senior
Country
India
π We're Hiring a Senior Design Verification Engineer in Bangalore! π
π Location: Bangalore
πΌ Experience: 8+ Years
β³ Notice Period: Immediate Joiners Preferred
About the Role:
We are seeking experienced Design Verification Engineers with strong expertise in high-speed protocol verification to join our semiconductor team. The ideal candidate will have hands-on experience in verifying complex IPs and SoCs involving PCIe, DDR, and Ethernet protocols.
π§ Key Responsibilities:
- Develop and execute comprehensive verification plans for IP and SoC designs
- Build and maintain verification environments using SystemVerilog and UVM
- Verify and debug designs involving PCIe, DDR, and Ethernet protocols
- Perform functional verification, regression testing, and coverage closure
- Analyze and resolve RTL, protocol, and system-level issues
- Collaborate with design, architecture, and validation teams to ensure high-quality deliverables
π― Required Skills:
- 8+ years of experience in Design Verification
- Strong expertise in one or more of the following protocols: PCIe, DDR, Ethernet
- Hands-on experience with SystemVerilog and UVM
- Strong debugging, coverage analysis, and verification methodology skills
- Experience in IP/SoC verification environments
- Knowledge of scripting languages such as Python, Perl, or Shell is an added advantage
π Preferred Qualifications:
- Experience with high-speed interface verification
- Strong analytical and problem-solving skills
- Excellent communication and teamwork abilities
π© Interested candidates can share their updated resumes at senthilnathan.m@univisiontechnocon.com
Referrals are highly appreciated!
#Hiring #DesignVerification #DVEngineer #PCIe #DDR #Ethernet #SystemVerilog #UVM #SoCVerification #ASIC #VLSI #SemiconductorJobs #BangaloreJobs #ImmediateJoiners #HiringNow #SemiconductorCareers
Show more Show less
π Location: Bangalore
πΌ Experience: 8+ Years
β³ Notice Period: Immediate Joiners Preferred
About the Role:
We are seeking experienced Design Verification Engineers with strong expertise in high-speed protocol verification to join our semiconductor team. The ideal candidate will have hands-on experience in verifying complex IPs and SoCs involving PCIe, DDR, and Ethernet protocols.
π§ Key Responsibilities:
- Develop and execute comprehensive verification plans for IP and SoC designs
- Build and maintain verification environments using SystemVerilog and UVM
- Verify and debug designs involving PCIe, DDR, and Ethernet protocols
- Perform functional verification, regression testing, and coverage closure
- Analyze and resolve RTL, protocol, and system-level issues
- Collaborate with design, architecture, and validation teams to ensure high-quality deliverables
π― Required Skills:
- 8+ years of experience in Design Verification
- Strong expertise in one or more of the following protocols: PCIe, DDR, Ethernet
- Hands-on experience with SystemVerilog and UVM
- Strong debugging, coverage analysis, and verification methodology skills
- Experience in IP/SoC verification environments
- Knowledge of scripting languages such as Python, Perl, or Shell is an added advantage
π Preferred Qualifications:
- Experience with high-speed interface verification
- Strong analytical and problem-solving skills
- Excellent communication and teamwork abilities
π© Interested candidates can share their updated resumes at senthilnathan.m@univisiontechnocon.com
Referrals are highly appreciated!
#Hiring #DesignVerification #DVEngineer #PCIe #DDR #Ethernet #SystemVerilog #UVM #SoCVerification #ASIC #VLSI #SemiconductorJobs #BangaloreJobs #ImmediateJoiners #HiringNow #SemiconductorCareers
Show more Show less
Similar Jobs
G
Werkstudent*in fΓΌr Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer β Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA