SP
Verification Lead
Accepting applicationsSilicon Patterns · Bengaluru, Karnataka, India
Full-Time Mid_senior C++PCIePerlPythonSoC
Estimated market salary
₹24-44 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
5 Jun
Category
Verification
Experience
Mid_senior
Country
India
Hiring: PCIe Verification Engineer | Bangalore | 5+ Years
We are hiring PCIe Verification Engineers for Bangalore location with strong hands-on experience in SystemVerilog & UVM and deep understanding of PCIe protocol.
📍 Location
Bangalore
⏳ Experience
5+ Years
🔧 Key Responsibilities
Develop UVM-based testbench & verification environments
Create test plans, testcases, sequences & coverage models
Perform protocol-level verification (PCIe layers – PHY, DLL, TL)
Debug issues using waveforms, logs & assertions
Work on regression, coverage closure & sign-off activities
Required Skills
Strong expertise in SystemVerilog & UVM
Hands-on experience in PCIe (Gen3/4/5/6)
Experience in testbench development & debugging
Good understanding of digital design concepts
Exposure to simulation tools (VCS / Questa / Xcelium)
Good to Have
Experience with SoC/Sub-system level verification
Scripting knowledge (Python / Perl / TCL)
Knowledge of C/C++ or assembly-based testing
Share cv on Shalini@siliconpatterns.co
m
Show more Show less
We are hiring PCIe Verification Engineers for Bangalore location with strong hands-on experience in SystemVerilog & UVM and deep understanding of PCIe protocol.
📍 Location
Bangalore
⏳ Experience
5+ Years
🔧 Key Responsibilities
Develop UVM-based testbench & verification environments
Create test plans, testcases, sequences & coverage models
Perform protocol-level verification (PCIe layers – PHY, DLL, TL)
Debug issues using waveforms, logs & assertions
Work on regression, coverage closure & sign-off activities
Required Skills
Strong expertise in SystemVerilog & UVM
Hands-on experience in PCIe (Gen3/4/5/6)
Experience in testbench development & debugging
Good understanding of digital design concepts
Exposure to simulation tools (VCS / Questa / Xcelium)
Good to Have
Experience with SoC/Sub-system level verification
Scripting knowledge (Python / Perl / TCL)
Knowledge of C/C++ or assembly-based testing
Share cv on Shalini@siliconpatterns.co
m
Show more Show less