TI
Verification Engineer
Accepting applicationsTrilyon, Inc. · Austin, TX
Contract Mid_senior CadencePerlPythonSynopsysTCL
Posted
1d ago
Category
Verification
Experience
Mid_senior
Country
United States
Trilyon Inc. is a trusted partner to some of the world’s leading organizations,
including Fortune 500 companies, helping them solve complex business challenges
through customized workforce and consulting solutions. With a strong presence
across North America, LATAM, EMEA, and APAC.
Job Title: Verification Engineer 4
Location: 7171 Southwest Parkway, Austin TX 78735
Contract Term: 12 months (possibility of extension)
Job Description
PREFERRED EXPERIENCE:
Hands-on experience with VC Formal (Synopsys) and/or Jasper Gold (Cadence)
Strong proficiency in System Verilog Assertions (SVA) and formal property specification
Experience with formal verification applications: FPV, connectivity checking, register verification, equivalence checking, and coverage analysis
Familiarity with scripting languages (TCL, Python, Perl) for flow automation
Extensive experience in design verification with a strong focus on formal verification
Expertise in System Verilog and UVM-based verification methodologies - Nice to have
Show more Show less
including Fortune 500 companies, helping them solve complex business challenges
through customized workforce and consulting solutions. With a strong presence
across North America, LATAM, EMEA, and APAC.
Job Title: Verification Engineer 4
Location: 7171 Southwest Parkway, Austin TX 78735
Contract Term: 12 months (possibility of extension)
Job Description
PREFERRED EXPERIENCE:
Hands-on experience with VC Formal (Synopsys) and/or Jasper Gold (Cadence)
Strong proficiency in System Verilog Assertions (SVA) and formal property specification
Experience with formal verification applications: FPV, connectivity checking, register verification, equivalence checking, and coverage analysis
Familiarity with scripting languages (TCL, Python, Perl) for flow automation
Extensive experience in design verification with a strong focus on formal verification
Expertise in System Verilog and UVM-based verification methodologies - Nice to have
Show more Show less