FS
Validation Engineer
Accepting applicationsFutran Solutions · Sunnyvale, CA
Full-Time Mid_senior C++FPGAMixed SignalPythonRTL
Posted
27 May
Category
Test
Experience
Mid_senior
Country
United States
Job Title: Post Silicon Validation
Location: Sunnyvale CA or Austin TX
• Validate ML-Coprocessor, display SOC, Mixed Signal SOC, and IP.
• Define validation strategy and test plans for new IP blocks, aligning with
RTL, architecture, FW.
• Develop silicon validation infrastructure and coding C/C++ and Python for
emulation (Zebu), FPGA (HAPS), and first silicon platforms. Identify risks and develop mitigation strategies.
• Execute bring-up/debug, workload enablement, and ML accelerator
SW stack validation.
• Perform performance and power characterization under real ML workloads.
• Create automated data collection flows and convert large datasets into
executive summaries.
• Track test coverage, document bugs, drive cross-functional debug, and verify silicon fixes.
• Participate in design reviews and provide recommendations to strengthen validation coverage.
• Collaborate with factory test teams to align validation and production characterization strategies.
Show more Show less
Location: Sunnyvale CA or Austin TX
• Validate ML-Coprocessor, display SOC, Mixed Signal SOC, and IP.
• Define validation strategy and test plans for new IP blocks, aligning with
RTL, architecture, FW.
• Develop silicon validation infrastructure and coding C/C++ and Python for
emulation (Zebu), FPGA (HAPS), and first silicon platforms. Identify risks and develop mitigation strategies.
• Execute bring-up/debug, workload enablement, and ML accelerator
SW stack validation.
• Perform performance and power characterization under real ML workloads.
• Create automated data collection flows and convert large datasets into
executive summaries.
• Track test coverage, document bugs, drive cross-functional debug, and verify silicon fixes.
• Participate in design reviews and provide recommendations to strengthen validation coverage.
• Collaborate with factory test teams to align validation and production characterization strategies.
Show more Show less
Similar Jobs
M
New College Grad - Engineer - HBM Design for Test (DFT)
Micron · Richardson, United States, North America
N
Senior DFT - Silicon Validation Engineer
NVIDIA · Santa Clara, United States, North America
AI
DFT Engineer
Ambarella Inc · Santa Clara County, CA
AL
Engineer, Silicon Validation
Ayar Labs · San Jose, CA