U

Technical Lead II - VLSI

Accepting applications

UST · Bengaluru, Karnataka, India

Full-Time Lead FPGAUVMVLSIaiverilog
Posted
4d ago
Category
Verification
Experience
Lead
Country
India
Role Description

5-8 yrs of Experience, Verification development, TB creation, SV UVM, Good FPGA knowledge, Execution and Failure analysis

Skills

vlsi design,universal verification methodology,system on chip,system verilog,
Show more Show less