O
Staff Verification Engineer
Accepting applicationsonsemi · Bengaluru, Karnataka, India
Full-Time Senior ASICC++I2CPerlPython
Estimated market salary
₹27-49 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
15 Jun
Category
Verification
Experience
Senior
Country
India
Job Description
We are seeking an experienced ASIC Verification Engineer to join our dynamic team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our cutting-edge semiconductor designs. If you thrive in a collaborative environment and have a passion for solving complex challenges, this role is for you.
Responsibilities:
Verification Planning and Execution:
Develop and execute comprehensive verification plans.
Close verification with coverage closure, ensuring high-quality results.
Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.
Testbench Development:
Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.
Implement reusable Verification IP (VIP) components.
Collaborate with third-party VIP providers.
Methodology and Flows:
Demonstrate a solid understanding of ASIC design and verification methodologies.
Apply object-oriented programming principles effectively.
Implement constraint random verification methodology.
Technical Skills:
Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI).
Familiarity with industry standards (e.g., I2C/SPI).
Experience with low-power verification using UPF (Unified Power Format) is a plus.
Knowledge of formal verification techniques is advantageous.
Collaboration and Communication:
Work effectively with internal teams and external customers.
Strong written and verbal communication skills.
Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.
Responsibilities
We are seeking an experienced ASIC Verification Engineer to join our dynamic team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our cutting-edge semiconductor designs. If you thrive in a collaborative environment and have a passion for solving complex challenges, this role is for you.
Responsibilities:
Verification Planning and Execution:
Develop and execute comprehensive verification plans.
Close verification with coverage closure, ensuring high-quality results.
Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.
Testbench Development:
Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.
Implement reusable Verification IP (VIP) components.
Collaborate with third-party VIP providers.
Methodology and Flows:
Demonstrate a solid understanding of ASIC design and verification methodologies.
Apply object-oriented programming principles effectively.
Implement constraint random verification methodology.
Technical Skills:
Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI).
Familiarity with industry standards (e.g., I2C/SPI).
Experience with low-power verification using UPF (Unified Power Format) is a plus.
Knowledge of formal verification techniques is advantageous.
Collaboration and Communication:
Work effectively with internal teams and external customers.
Strong written and verbal communication skills.
Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.
Qualifications
Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or related fields.
7 Years experience in design verification using SV/UVM based test-benches
Proven track record in complex ASIC verification.
Passion for solving challenging problems and ensuring product reliability.
About Us
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.
More details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits
About The Team
We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.
Show more Show less
We are seeking an experienced ASIC Verification Engineer to join our dynamic team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our cutting-edge semiconductor designs. If you thrive in a collaborative environment and have a passion for solving complex challenges, this role is for you.
Responsibilities:
Verification Planning and Execution:
Develop and execute comprehensive verification plans.
Close verification with coverage closure, ensuring high-quality results.
Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.
Testbench Development:
Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.
Implement reusable Verification IP (VIP) components.
Collaborate with third-party VIP providers.
Methodology and Flows:
Demonstrate a solid understanding of ASIC design and verification methodologies.
Apply object-oriented programming principles effectively.
Implement constraint random verification methodology.
Technical Skills:
Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI).
Familiarity with industry standards (e.g., I2C/SPI).
Experience with low-power verification using UPF (Unified Power Format) is a plus.
Knowledge of formal verification techniques is advantageous.
Collaboration and Communication:
Work effectively with internal teams and external customers.
Strong written and verbal communication skills.
Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.
Responsibilities
We are seeking an experienced ASIC Verification Engineer to join our dynamic team. As a verification engineer, you will play a crucial role in ensuring the quality and reliability of our cutting-edge semiconductor designs. If you thrive in a collaborative environment and have a passion for solving complex challenges, this role is for you.
Responsibilities:
Verification Planning and Execution:
Develop and execute comprehensive verification plans.
Close verification with coverage closure, ensuring high-quality results.
Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.
Testbench Development:
Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.
Implement reusable Verification IP (VIP) components.
Collaborate with third-party VIP providers.
Methodology and Flows:
Demonstrate a solid understanding of ASIC design and verification methodologies.
Apply object-oriented programming principles effectively.
Implement constraint random verification methodology.
Technical Skills:
Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI).
Familiarity with industry standards (e.g., I2C/SPI).
Experience with low-power verification using UPF (Unified Power Format) is a plus.
Knowledge of formal verification techniques is advantageous.
Collaboration and Communication:
Work effectively with internal teams and external customers.
Strong written and verbal communication skills.
Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.
Qualifications
Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or related fields.
7 Years experience in design verification using SV/UVM based test-benches
Proven track record in complex ASIC verification.
Passion for solving challenging problems and ensuring product reliability.
About Us
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.
More details about our company benefits can be found here:
https://www.onsemi.com/careers/career-benefits
About The Team
We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA