AD
Staff GPU Physical Design Engineer
Accepting applicationsACL Digital · Austin, TX
Contract Mid_senior CadenceRTLSynopsys
Posted
15 Jun
Category
Design
Experience
Mid_senior
Country
United States
Staff GPU Design Engineer – Implementation
Location: Austin, TX/ San Jose, CA
Position Type: 12 months Contract
Rate: $95/hr.
Role:
End-to-end RTL to GDSII execution for Semiconductor GPU IPs. Own physical design closure for high-performance designs.
Must-Have:
- 7–10 yrs exp. 3–5 yrs ok if from Intel, Meta, etc.
- Full PD flow: Floorplan, P&R, CTS, Signoff
- Strong timing closure & physical closure exp
- Hands-on PrimeTime for timing signoff
- GPU IP / high-perf design background
- Advanced nodes exposure – 2nm preferred
Tools: Cadence preferred, Synopsys acceptable
Nice to Have:
- Methodology dev & automation
- RTL change handling & design iterations
Show more Show less
Location: Austin, TX/ San Jose, CA
Position Type: 12 months Contract
Rate: $95/hr.
Role:
End-to-end RTL to GDSII execution for Semiconductor GPU IPs. Own physical design closure for high-performance designs.
Must-Have:
- 7–10 yrs exp. 3–5 yrs ok if from Intel, Meta, etc.
- Full PD flow: Floorplan, P&R, CTS, Signoff
- Strong timing closure & physical closure exp
- Hands-on PrimeTime for timing signoff
- GPU IP / high-perf design background
- Advanced nodes exposure – 2nm preferred
Tools: Cadence preferred, Synopsys acceptable
Nice to Have:
- Methodology dev & automation
- RTL change handling & design iterations
Show more Show less
Similar Jobs
M
MTS, Analog Design Engineering
Micron · Boise, United States, North America
M
Senior Engineer, STPG PE (FDV-Verilog)
Micron · Singapore, Singapore, Asia
M
Digital IC Design Engineer - Early Career
Marvell · Westborough, United States, North America
M
Staff Firmware/Software Engineer- Embedded SoC/Microcontroller/DSP/SERDES/AEC/Microled/ODSP/PHY/AI Connectivity
Marvell · Santa Clara, United States, North America