NS
Staff Digital Validation Engineer
Accepting applicationsNXP Semiconductors · Pune Division, Maharashtra, India
Full-Time Mid_senior ARMC++DDRI2CJTAG
Estimated market salary
₹36-65 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
11 Jun
Category
Verification
Experience
Mid_senior
Country
India
Job Responsibilities
Validation Planning & Strategy
Define validation plans for MCU/MPU subsystems (CPU, memory, peripherals, interconnects).
Develop test cases and coverage metrics based on architecture and design specs.
Identify corner cases, stress scenarios, and system-level use cases.
Silicon & Pre-Silicon Validation
Perform post-silicon validation on silicon platforms, evaluation boards, and emulators.
Support pre-silicon validation/emulation efforts where required.
Debug issues across hardware–software boundary.
Test Development & Automation
Develop validation test suites using C/C++, Python, or scripting languages.
Build automation frameworks for regression and validation flows.
Create scripts for data capture, logging, and analysis.
Hardware/Firmware Debug
Perform low-level debugging using tools such as:
JTAG, SWD
Logic analyzers, oscilloscopes
Trace tools (ETM, ITM)
Root cause failures across:
CPU cores (ARM/RISC-V)
Memory subsystems (DDR, SRAM, Flash)
Peripherals (UART, SPI, I2C, GPIO, etc.)
Cross-Functional Collaboration
Work with:
RTL design teams (for bug fixes and clarifications)
Verification teams (for coverage gap closure)
Firmware/software teams (for test enablement)
Review architecture and design specifications.
Job Qualification
Bachelor’s or Master’s degree in Electrical/Electronics/Computer Engineering (or related).
7–10+ years of experience in semiconductor validation (analog), product engineering, or silicon debug.
Strong hands-on background in:
MCU architectures
Embedded systems
Lab bring-up and silicon debug tools (JTAG, logic analyzers, scopes, etc.)
Proven ability to lead large, distributed engineering teams.
Excellent communication and executive presence.
More information about NXP in India...
Show more Show less
Validation Planning & Strategy
Define validation plans for MCU/MPU subsystems (CPU, memory, peripherals, interconnects).
Develop test cases and coverage metrics based on architecture and design specs.
Identify corner cases, stress scenarios, and system-level use cases.
Silicon & Pre-Silicon Validation
Perform post-silicon validation on silicon platforms, evaluation boards, and emulators.
Support pre-silicon validation/emulation efforts where required.
Debug issues across hardware–software boundary.
Test Development & Automation
Develop validation test suites using C/C++, Python, or scripting languages.
Build automation frameworks for regression and validation flows.
Create scripts for data capture, logging, and analysis.
Hardware/Firmware Debug
Perform low-level debugging using tools such as:
JTAG, SWD
Logic analyzers, oscilloscopes
Trace tools (ETM, ITM)
Root cause failures across:
CPU cores (ARM/RISC-V)
Memory subsystems (DDR, SRAM, Flash)
Peripherals (UART, SPI, I2C, GPIO, etc.)
Cross-Functional Collaboration
Work with:
RTL design teams (for bug fixes and clarifications)
Verification teams (for coverage gap closure)
Firmware/software teams (for test enablement)
Review architecture and design specifications.
Job Qualification
Bachelor’s or Master’s degree in Electrical/Electronics/Computer Engineering (or related).
7–10+ years of experience in semiconductor validation (analog), product engineering, or silicon debug.
Strong hands-on background in:
MCU architectures
Embedded systems
Lab bring-up and silicon debug tools (JTAG, logic analyzers, scopes, etc.)
Proven ability to lead large, distributed engineering teams.
Excellent communication and executive presence.
More information about NXP in India...
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA