MT
STA engineer
Accepting applicationsMirafra Technologies · Bengaluru, Karnataka, India
Full-Time Mid_senior CadencePerlPythonRTLSynopsys
Posted
10 Jun
Category
Design
Experience
Mid_senior
Country
India
Key Responsibilities
Constraint Development & Validation: Create, validate, and manage SDC constraints (clocks, I/O paths, generated clocks, false/multicycle paths) to accurately reflect the design's intent.
Timing Analysis & Closure: Run full-chip and block-level STA using sign-off tools like Synopsys PrimeTime or Cadence Tempus.
Constraint QoR Checks: Evaluate and debug timing reports to fix setup, hold, and DRC (Design Rule Checking) violations.
Cross-Domain Analysis: Perform Clock Domain Crossing (CDC) analysis and manage constraints for asynchronous crossings.
ECO Execution: Drive Engineering Change Orders (ECOs) by partnering with Physical Design (PD) and RTL teams.
Scripting: Develop scripts using Tcl, Perl, or Python for automation and workflow efficiency.
Qualifications
Education: B.Tech/M.Tech in Electrical or Electronics Engineering.
Tools: Strong working knowledge of standard industry tools (PrimeTime, Tempus).
Experience: 4-10+ years
Show more Show less
Constraint Development & Validation: Create, validate, and manage SDC constraints (clocks, I/O paths, generated clocks, false/multicycle paths) to accurately reflect the design's intent.
Timing Analysis & Closure: Run full-chip and block-level STA using sign-off tools like Synopsys PrimeTime or Cadence Tempus.
Constraint QoR Checks: Evaluate and debug timing reports to fix setup, hold, and DRC (Design Rule Checking) violations.
Cross-Domain Analysis: Perform Clock Domain Crossing (CDC) analysis and manage constraints for asynchronous crossings.
ECO Execution: Drive Engineering Change Orders (ECOs) by partnering with Physical Design (PD) and RTL teams.
Scripting: Develop scripts using Tcl, Perl, or Python for automation and workflow efficiency.
Qualifications
Education: B.Tech/M.Tech in Electrical or Electronics Engineering.
Tools: Strong working knowledge of standard industry tools (PrimeTime, Tempus).
Experience: 4-10+ years
Show more Show less
Similar Jobs
M
PRINCIPAL RTL DESIGN
Micron · Boise, United States, North America
M
Principal Engineer, High‑Speed RTL Design
Micron · Bangalore, India, Asia
N
ASIC TOP Floorplan Design Engineer
NVIDIA · Shanghai, China, Asia
N
Senior System Software Engineer, SoC Power and Performance - O-RAN Infrastructure
NVIDIA · 3 Locations