MT
#STA Engineer
Accepting applicationsMirafra Technologies · India
Full-Time Entry CadencePerlSynopsysTcl
Estimated market salary
₹4-8 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
3d ago
Category
Design
Experience
Entry
Country
India
Company Description
Mirafra Technologies is a technology consulting company specializing in semiconductor Design Services, Embedded Software Development, and Digital Transformation. With a team of over 1000 engineers, we have offices across India, the US, Singapore, and Sweden. Our engineers have a track record of delivering successful projects and have long-standing relationships with our customers.
Role Description
Exp:- 5+Yrs.
NP:- 0-30 Days
This is a full-time on-site role for a #STA Engineer located in India. The role involves day-to-day tasks related to Static Timing Analysis (STA) for semiconductor design projects. The engineer will be responsible for ensuring timing requirements are met, analyzing and resolving timing violations, and collaborating with cross-functional teams to optimize performance.
Qualifications
Strong understanding of Static Timing Analysis (STA) concepts
Experience with EDA tools like Synopsys PrimeTime or Cadence Tempus
Knowledge of scripting languages like Tcl or Perl for automation
Ability to work effectively in cross-functional teams
Bachelor's or Master's degree in Electrical Engineering or related field
Experience in semiconductor design projects is a plus
Show more Show less
Mirafra Technologies is a technology consulting company specializing in semiconductor Design Services, Embedded Software Development, and Digital Transformation. With a team of over 1000 engineers, we have offices across India, the US, Singapore, and Sweden. Our engineers have a track record of delivering successful projects and have long-standing relationships with our customers.
Role Description
Exp:- 5+Yrs.
NP:- 0-30 Days
This is a full-time on-site role for a #STA Engineer located in India. The role involves day-to-day tasks related to Static Timing Analysis (STA) for semiconductor design projects. The engineer will be responsible for ensuring timing requirements are met, analyzing and resolving timing violations, and collaborating with cross-functional teams to optimize performance.
Qualifications
Strong understanding of Static Timing Analysis (STA) concepts
Experience with EDA tools like Synopsys PrimeTime or Cadence Tempus
Knowledge of scripting languages like Tcl or Perl for automation
Ability to work effectively in cross-functional teams
Bachelor's or Master's degree in Electrical Engineering or related field
Experience in semiconductor design projects is a plus
Show more Show less
Similar Jobs
D
Digital ASIC Implementation Engineer
Draper · Greater Boston
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Cupertino, CA
KI
Senior Hardware Design Engineer (Hybrid)
Kforce Inc · Tempe, AZ
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Austin, TX