M
SRAM Design Engineer
Accepting applicationsMediaTek · Bengaluru, Karnataka, India
Full-Time Mid_senior PerlPythonVerilog
Posted
17 Jun
Category
Design
Experience
Mid_senior
Country
India
Experience - 4 to 11 years
Responsibilities
Design FCI (Fast Cache instances) for xPU (CPU/GPU) systems with the SRAM team.
Define design specs with CPU/GPU/APU teams.
Optimize SRAM for power, timing, area, and yield.
Implement Single Port & Two Port SRAM circuits.
Perform schematic capture, simulations, and margin checks.
Measure timing, power, leakage, and optimize post-layout.
Collaborate with the layout team.
Validate SRAM designs (EM/IR, Power On, Lockup, etc.).
Support post-silicon efforts and debugging.
Preferred Proficiency in Python or Perl, Verilog, System Verilog.
Tools:
XA, AFS-Mega, HSPICE, NANOTIME, Virtuoso, Custom Compiler, XA-RA, Totem
Qualifications
Experience: 4-11 years
Degree: ME/M.tech in Electronic Engineering.
Show more Show less
Responsibilities
Design FCI (Fast Cache instances) for xPU (CPU/GPU) systems with the SRAM team.
Define design specs with CPU/GPU/APU teams.
Optimize SRAM for power, timing, area, and yield.
Implement Single Port & Two Port SRAM circuits.
Perform schematic capture, simulations, and margin checks.
Measure timing, power, leakage, and optimize post-layout.
Collaborate with the layout team.
Validate SRAM designs (EM/IR, Power On, Lockup, etc.).
Support post-silicon efforts and debugging.
Preferred Proficiency in Python or Perl, Verilog, System Verilog.
Tools:
XA, AFS-Mega, HSPICE, NANOTIME, Virtuoso, Custom Compiler, XA-RA, Totem
Qualifications
Experience: 4-11 years
Degree: ME/M.tech in Electronic Engineering.
Show more Show less
Similar Jobs
M
PRINCIPAL RTL DESIGN
Micron · Boise, United States, North America
M
Principal Engineer, High‑Speed RTL Design
Micron · Bangalore, India, Asia
N
ASIC TOP Floorplan Design Engineer
NVIDIA · Shanghai, China, Asia
N
Senior System Software Engineer, SoC Power and Performance - O-RAN Infrastructure
NVIDIA · 3 Locations