QC
Software Engineer
Accepting applicationsQuess Corp Limited · Hyderabad, Telangana, India
Full-Time Mid_senior RTL
Posted
1d ago
Category
Design
Experience
Mid_senior
Country
India
Key Skills Required
Understanding of and contribution to the existing Validation OS
Development of new features and drivers
Strong programming, debugging, and problem-solving skills
Strong expertise in C Programming and Data Structures (mandatory due to the nature of OS development and validation activities)
Role Responsibilities
Understand architecture and protocol specifications for assigned features/modules
Develop:
Validation test plans
Test cases
Validation frameworks
Execute validation activities in:
Pre-Silicon environments
Post-Silicon environments
Debug failures observed during validation execution
Correlate software behavior with RTL/Silicon behavior and identify root causes
Analyze and resolve issues related to assigned modules and features
Candidate Prioritization Criteria
Strong hands-on experience in C Programming, Data Structures, and Validation
Clear exposure to Pre-Silicon and Post-Silicon validation environments
Strong debugging and root-cause analysis experience
Interview Process (Face to Face) Hyderabad
The interview process consists of 4 rounds:
Programming Test
Technical Round 1
Technical Round 2
Managerial Round
Show more Show less
Understanding of and contribution to the existing Validation OS
Development of new features and drivers
Strong programming, debugging, and problem-solving skills
Strong expertise in C Programming and Data Structures (mandatory due to the nature of OS development and validation activities)
Role Responsibilities
Understand architecture and protocol specifications for assigned features/modules
Develop:
Validation test plans
Test cases
Validation frameworks
Execute validation activities in:
Pre-Silicon environments
Post-Silicon environments
Debug failures observed during validation execution
Correlate software behavior with RTL/Silicon behavior and identify root causes
Analyze and resolve issues related to assigned modules and features
Candidate Prioritization Criteria
Strong hands-on experience in C Programming, Data Structures, and Validation
Clear exposure to Pre-Silicon and Post-Silicon validation environments
Strong debugging and root-cause analysis experience
Interview Process (Face to Face) Hyderabad
The interview process consists of 4 rounds:
Programming Test
Technical Round 1
Technical Round 2
Managerial Round
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA