MT
SoC Microarchitect
Accepting applicationsMulya Technologies · Greater Bengaluru Area
Full-Time Principal DFTFPGAPower ManagementRTLSerDes
Posted
1d ago
Category
Design
Experience
Principal
Country
India
Location: Bengaluru
Are you passionate about architecting next-generation SoCs? We're looking for an experienced RTL Micro-Architect to join our growing semiconductor team and drive complex SoC development from architecture to silicon.
Experience: 15+ Years
Key Responsibilities:
✔ Define SoC micro-architecture and translate product requirements into scalable designs
✔ Develop architecture documents, block diagrams, and interface specifications
✔ Drive clock, reset, power management, security, boot, and IP planning
✔ Perform PPA (Power, Performance & Area) analysis and design feasibility studies
✔ Create MAS/PRD documents and drive architecture reviews to sign-off
✔ Deliver high-quality RTL, UPF, and timing constraints
✔ Collaborate with SoC, DV, DFT, PD, FPGA, and Firmware teams through implementation and sign-off
Required Skills:
✅ Strong expertise in Verilog/VHDL and RTL Design
✅ Hands-on experience in SoC Micro-Architecture and complex SoC development
✅ Knowledge of High-Speed SerDes and bus protocols
✅ Clock, Reset, and Power Management expertise
✅ RTL development, UPF, timing constraints, linting, and synthesis flow
✅ Experience working with version control systems and scripting
🎓 Qualification: BE n ECE/EE/CS or related field
Skills
SoC
PPA
UPF
Verilog
Systemverilog
Serdes
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
Show more Show less
Are you passionate about architecting next-generation SoCs? We're looking for an experienced RTL Micro-Architect to join our growing semiconductor team and drive complex SoC development from architecture to silicon.
Experience: 15+ Years
Key Responsibilities:
✔ Define SoC micro-architecture and translate product requirements into scalable designs
✔ Develop architecture documents, block diagrams, and interface specifications
✔ Drive clock, reset, power management, security, boot, and IP planning
✔ Perform PPA (Power, Performance & Area) analysis and design feasibility studies
✔ Create MAS/PRD documents and drive architecture reviews to sign-off
✔ Deliver high-quality RTL, UPF, and timing constraints
✔ Collaborate with SoC, DV, DFT, PD, FPGA, and Firmware teams through implementation and sign-off
Required Skills:
✅ Strong expertise in Verilog/VHDL and RTL Design
✅ Hands-on experience in SoC Micro-Architecture and complex SoC development
✅ Knowledge of High-Speed SerDes and bus protocols
✅ Clock, Reset, and Power Management expertise
✅ RTL development, UPF, timing constraints, linting, and synthesis flow
✅ Experience working with version control systems and scripting
🎓 Qualification: BE n ECE/EE/CS or related field
Skills
SoC
PPA
UPF
Verilog
Systemverilog
Serdes
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA