MT
SOC Digital Design Architect
Accepting applicationsMulya Technologies · Greater Bengaluru Area
Full-Time Principal DFTFPGAPower ManagementRTLSOC
Estimated market salary
₹21-38 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
1d ago
Category
Design
Experience
Principal
Country
India
SOC Digital Design Architect
Location: Bengaluru
About the job
Roles and responsibility
Responsibility for Micro architecture , Spec / MRD understanding
Drive Micro architecture document including
Top level Architecture and Block Diagram
Clock/ Reset/ Power Management
SoC Fabrics, Protocol Bridges
Fuse, Boot, Security
IP planning and interfaces
Pinout, ball mapping
Systems and Test planning
Design feasibility and PPA analysis
Develop details for micro architecture for the target SoC to meet chip specifications.
Write MAS / PRD document, drive alignment for IPs with reviews to signoff.
Develop and work with the team to deliver RTL, UPF, timing constraints.
Work with SoC lead to integrate the design and setup the FPGA flows
Review DV, DFT and PD implementation plans for sign-off.
Skills:
Verilog, VHDL, High Speed SerDes protocols understanding, Bus protocols, Clock & power management etc.
Proven track record of having Micro architected, Designed a complex SoC to production
RTL design process: Specifying microarchitecture, developing RTL, linting, UPF coding, delivering synthesizable RTL, guiding Verification, DFT and PD implementations of the design.
Awareness in comprehensive validation techniques of the specific design domain.
Ability to review and signoff implementation of the design.
Hands-on experience working with version control systems.
Work with the FW development team for the design – as required.
Scripting experience for efficiency and quality.
Education & Experience:
CS/ EE/ EC Engineering Graduate or postgraduate with 15+ years of relevant experience.
Skills
SoC
Fabrics
Security
PPA
Verilog
Systemverilog
Serdes
UPF
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
Show more Show less
Location: Bengaluru
About the job
Roles and responsibility
Responsibility for Micro architecture , Spec / MRD understanding
Drive Micro architecture document including
Top level Architecture and Block Diagram
Clock/ Reset/ Power Management
SoC Fabrics, Protocol Bridges
Fuse, Boot, Security
IP planning and interfaces
Pinout, ball mapping
Systems and Test planning
Design feasibility and PPA analysis
Develop details for micro architecture for the target SoC to meet chip specifications.
Write MAS / PRD document, drive alignment for IPs with reviews to signoff.
Develop and work with the team to deliver RTL, UPF, timing constraints.
Work with SoC lead to integrate the design and setup the FPGA flows
Review DV, DFT and PD implementation plans for sign-off.
Skills:
Verilog, VHDL, High Speed SerDes protocols understanding, Bus protocols, Clock & power management etc.
Proven track record of having Micro architected, Designed a complex SoC to production
RTL design process: Specifying microarchitecture, developing RTL, linting, UPF coding, delivering synthesizable RTL, guiding Verification, DFT and PD implementations of the design.
Awareness in comprehensive validation techniques of the specific design domain.
Ability to review and signoff implementation of the design.
Hands-on experience working with version control systems.
Work with the FW development team for the design – as required.
Scripting experience for efficiency and quality.
Education & Experience:
CS/ EE/ EC Engineering Graduate or postgraduate with 15+ years of relevant experience.
Skills
SoC
Fabrics
Security
PPA
Verilog
Systemverilog
Serdes
UPF
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA