ZC
SoC Design Verification Engineer
Accepting applicationsZtek Consulting · San Jose, CA
Full-Time Mid_senior AIC++PCIePythonRTL
Posted
2d ago
Category
Design
Experience
Mid_senior
Country
United States
Design Verification Engineer with PCIe Gen 5 experience.
We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves working closely with architecture, design, and software teams to ensure silicon meets performance, power, and functionality targets.
Key Responsibilities:
Develop and execute SoC-level validation and performance verification strategy
Build system-level testbenches, workloads, and performance models
Analyze performance bottlenecks across CPU, memory, interconnect, and accelerators
Perform power and performance trade-off analysis
Collaborate with architecture, RTL, and software teams
Debug issues at system level (HW + FW/SW interaction)
Required Skills:
Strong experience in SoC-level DV / Performance validation
Understanding of CPU architecture, memory hierarchy, NoC/interconnect
Expertise in SystemVerilog/UVM + C/C++/Python
Experience with performance profiling tools
Strong debugging and analytical skills
Good to Have:
Experience in post-silicon validation / bring-up
Knowledge of AI/ML or high-performance computing workloads
Show more Show less
We are looking for a highly skilled SoC/Performance DV engineer to drive system-level validation and performance characterization of complex SoCs. The role involves working closely with architecture, design, and software teams to ensure silicon meets performance, power, and functionality targets.
Key Responsibilities:
Develop and execute SoC-level validation and performance verification strategy
Build system-level testbenches, workloads, and performance models
Analyze performance bottlenecks across CPU, memory, interconnect, and accelerators
Perform power and performance trade-off analysis
Collaborate with architecture, RTL, and software teams
Debug issues at system level (HW + FW/SW interaction)
Required Skills:
Strong experience in SoC-level DV / Performance validation
Understanding of CPU architecture, memory hierarchy, NoC/interconnect
Expertise in SystemVerilog/UVM + C/C++/Python
Experience with performance profiling tools
Strong debugging and analytical skills
Good to Have:
Experience in post-silicon validation / bring-up
Knowledge of AI/ML or high-performance computing workloads
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA