MT
SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O)
Accepting applicationsMicron Technology · Folsom, CA
Full-Time Mid_senior AIAnalogCMOSMixed-SignalSerDes
Posted
7 May
Category
Test
Experience
Mid_senior
Country
United States
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Micron's Interface Pathfinding team operates at the leading edge of that mission — driving performance-scaling innovation across circuits, signaling, packaging, and interconnects with a 3–5 year technology horizon. As a Principal Analog Design Engineer, you will be a core technical contributor on a small, senior team spanning analog design, layout, silicon characterization, digital design, and physical design — united around the goal of preparing high-speed interface innovations for high-confidence product adoption.
The analog design scope is broad and deep, with clocking as a primary technical focus, but the program values engineers who bring perspective across the full signal chain. Key design domains include clocking architecture (PLL/DLL, clock distribution, jitter budgeting, clock recovery), transmitter design (high-speed output drivers, pre-emphasis, swing/impedance control), receiver design (sense amplifiers, CTLE/DFE equalization, samplers), bias and reference generation, and calibration architecture. The circuits are custom and original — this is not integration or maintenance work. The goal is to push the boundaries of what is possible in high-speed signaling and validate those boundaries with real hardware data.
This is a long-term opportunity on an active program with real momentum — strong execution early is expected to lead to follow-on projects of increasing scope and complexity.
Responsibilities
Circuit Design: Own the design of one or more custom analog blocks from specification through schematic, simulation, and layout review — with clocking (PLL, DLL, CDR) as the primary focus and transmitter/receiver circuits as valued secondary experience.
Architecture Definition: Contribute to top-level PHY analog architecture decisions — clocking topology, signal chain partitioning, power domain strategy, and performance/area/power tradeoffs.
Simulation & Verification: Develop and maintain transistor-level simulation testbenches; execute corner, Monte Carlo, and mismatch analysis to characterize design margin and yield sensitivity.
Analog-Digital Interface: Define clean interface specifications between custom analog blocks and the digital control wrapper — signal naming, timing contracts, and boundary constraint documentation in coordination with the Chip Lead.
Layout Collaboration: Work closely with the layout team to review and guide custom analog layout — matching, shielding, guard ring, and parasitic sensitivity for high-speed circuits.
Silicon Bring-Up: Support post-silicon characterization in the lab — correlating measured results to simulation, identifying root causes of performance delta, and extracting maximum learning from each hardware run.
Design Documentation: Author block-level specifications, simulation summary reports, and interface control documents that serve as the authoritative reference for the team and for follow-on program development.
Basic Qualifications
BS, MS, or PhD in Electrical Engineering or related field (MS/PhD strongly preferred for this level)
10+ years of analog/mixed-signal IC design experience with at least one tape-out in a primary circuit ownership role
Deep expertise in clocking circuit design — PLL, DLL, or CDR architecture and transistor-level implementation in advanced CMOS nodes
Strong transistor-level simulation skills using HSpice or equivalent; comfort with corner, Monte Carlo, and mismatch analysis for yield-aware design
Solid understanding of jitter analysis — phase noise, period jitter, cycle-to-cycle jitter, and their impact on high-speed link timing margins
Experience defining analog-digital interfaces in a mixed-signal environment — including timing contracts, reset/initialization sequencing, and digital control of analog parameters
Ability to work effectively as a peer technical contributor on a small team — comfortable with broad ownership, cross-discipline collaboration, and making design decisions with real consequences
Strong written communication skills — this role produces specifications and simulation reports, not just schematics
Preferred Qualifications
Experience with high-speed transmitter design — output driver architectures, pre-emphasis, swing control, and impedance matching for multi-Gbps die-to-die or SerDes interfaces
Experience with high-speed receiver design — sense amplifiers, CTLE/DFE equalization, sampler design, and threshold calibration
Familiarity with die-to-die or chip-to-chip PHY architectures — UCIe, AIB, BoW, or proprietary short-reach interconnect standards
Experience with OTP/fuse-based calibration architectures and analog trim loop implementation
Familiarity with real-number modeling (RNM) or Verilog-AMS behavioral modeling for use in mixed-signal simulation environments
Post-silicon characterization experience — correlating simulation results to measured eye diagrams, BER curves, phase noise plots, and jitter histograms on real hardware
Prior experience in a small team or pathfinding environment where the analog architecture is not handed down but actively developed
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$159,000.00 - $347,000.00 a year
Additional Compensation May Include Benefits, Bonuses And Equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Show more Show less
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Micron's Interface Pathfinding team operates at the leading edge of that mission — driving performance-scaling innovation across circuits, signaling, packaging, and interconnects with a 3–5 year technology horizon. As a Principal Analog Design Engineer, you will be a core technical contributor on a small, senior team spanning analog design, layout, silicon characterization, digital design, and physical design — united around the goal of preparing high-speed interface innovations for high-confidence product adoption.
The analog design scope is broad and deep, with clocking as a primary technical focus, but the program values engineers who bring perspective across the full signal chain. Key design domains include clocking architecture (PLL/DLL, clock distribution, jitter budgeting, clock recovery), transmitter design (high-speed output drivers, pre-emphasis, swing/impedance control), receiver design (sense amplifiers, CTLE/DFE equalization, samplers), bias and reference generation, and calibration architecture. The circuits are custom and original — this is not integration or maintenance work. The goal is to push the boundaries of what is possible in high-speed signaling and validate those boundaries with real hardware data.
This is a long-term opportunity on an active program with real momentum — strong execution early is expected to lead to follow-on projects of increasing scope and complexity.
Responsibilities
Circuit Design: Own the design of one or more custom analog blocks from specification through schematic, simulation, and layout review — with clocking (PLL, DLL, CDR) as the primary focus and transmitter/receiver circuits as valued secondary experience.
Architecture Definition: Contribute to top-level PHY analog architecture decisions — clocking topology, signal chain partitioning, power domain strategy, and performance/area/power tradeoffs.
Simulation & Verification: Develop and maintain transistor-level simulation testbenches; execute corner, Monte Carlo, and mismatch analysis to characterize design margin and yield sensitivity.
Analog-Digital Interface: Define clean interface specifications between custom analog blocks and the digital control wrapper — signal naming, timing contracts, and boundary constraint documentation in coordination with the Chip Lead.
Layout Collaboration: Work closely with the layout team to review and guide custom analog layout — matching, shielding, guard ring, and parasitic sensitivity for high-speed circuits.
Silicon Bring-Up: Support post-silicon characterization in the lab — correlating measured results to simulation, identifying root causes of performance delta, and extracting maximum learning from each hardware run.
Design Documentation: Author block-level specifications, simulation summary reports, and interface control documents that serve as the authoritative reference for the team and for follow-on program development.
Basic Qualifications
BS, MS, or PhD in Electrical Engineering or related field (MS/PhD strongly preferred for this level)
10+ years of analog/mixed-signal IC design experience with at least one tape-out in a primary circuit ownership role
Deep expertise in clocking circuit design — PLL, DLL, or CDR architecture and transistor-level implementation in advanced CMOS nodes
Strong transistor-level simulation skills using HSpice or equivalent; comfort with corner, Monte Carlo, and mismatch analysis for yield-aware design
Solid understanding of jitter analysis — phase noise, period jitter, cycle-to-cycle jitter, and their impact on high-speed link timing margins
Experience defining analog-digital interfaces in a mixed-signal environment — including timing contracts, reset/initialization sequencing, and digital control of analog parameters
Ability to work effectively as a peer technical contributor on a small team — comfortable with broad ownership, cross-discipline collaboration, and making design decisions with real consequences
Strong written communication skills — this role produces specifications and simulation reports, not just schematics
Preferred Qualifications
Experience with high-speed transmitter design — output driver architectures, pre-emphasis, swing control, and impedance matching for multi-Gbps die-to-die or SerDes interfaces
Experience with high-speed receiver design — sense amplifiers, CTLE/DFE equalization, sampler design, and threshold calibration
Familiarity with die-to-die or chip-to-chip PHY architectures — UCIe, AIB, BoW, or proprietary short-reach interconnect standards
Experience with OTP/fuse-based calibration architectures and analog trim loop implementation
Familiarity with real-number modeling (RNM) or Verilog-AMS behavioral modeling for use in mixed-signal simulation environments
Post-silicon characterization experience — correlating simulation results to measured eye diagrams, BER curves, phase noise plots, and jitter histograms on real hardware
Prior experience in a small team or pathfinding environment where the analog architecture is not handed down but actively developed
The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$159,000.00 - $347,000.00 a year
Additional Compensation May Include Benefits, Bonuses And Equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
Show more Show less