N
Senior Validation Architect, NVLink
Accepting applicationsNVIDIA · Westford, MA
Full-Time Mid_senior AIASICC++Python
Posted
11 Jun
Category
Verification
Experience
Mid_senior
Country
United States
We are now looking for a Senior Validation Architect for NVLink!
NVIDIA is seeking an experienced technical leader passionate about defining advanced chip interconnects and protocols. You’ll be part of a team responsible for defining next generation communications standards and products building on our current NVLink technology. The job scope ranges from developing initial product requirements, working with research, other architects, software/firmware and product development teams to shepherd the design through all phases of the product lifecycle.
What You Will Be Doing
Working with other architects to define architectural modeling and testing requirements for new NVLink features
Driving architectural testing requirements into lower level testbenches
Implementing functional models and integrating those into fullchip and multichip environments for both architectural validation and firmware/software development
Supporting and debugging tests in model, emulation, and post-silicon environments
What We Need To See
You have a MS or PhD in Electrical Engineering, Computer Science or Computer Engineering (or equivalent experience)
At least 8+ years of relevant experience in some combination of architecture, design, and verification
Firsthand work experience with innovative ASIC design processes
C++ and scripting language (Python, Makefile) experience; SystemC modeling a plus
Strong debugging skills in FW/SW environments and IP model integration
Testplan development and execution experience
You've completed and shipped multiple projects and are skilled at processor and/or I/O Architecture.
A self-starter excited to work as part of a small dynamic team
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative, autonomous and love a challenge, we want to hear from you!
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until January 13, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
, , JR2003176
Show more Show less
NVIDIA is seeking an experienced technical leader passionate about defining advanced chip interconnects and protocols. You’ll be part of a team responsible for defining next generation communications standards and products building on our current NVLink technology. The job scope ranges from developing initial product requirements, working with research, other architects, software/firmware and product development teams to shepherd the design through all phases of the product lifecycle.
What You Will Be Doing
Working with other architects to define architectural modeling and testing requirements for new NVLink features
Driving architectural testing requirements into lower level testbenches
Implementing functional models and integrating those into fullchip and multichip environments for both architectural validation and firmware/software development
Supporting and debugging tests in model, emulation, and post-silicon environments
What We Need To See
You have a MS or PhD in Electrical Engineering, Computer Science or Computer Engineering (or equivalent experience)
At least 8+ years of relevant experience in some combination of architecture, design, and verification
Firsthand work experience with innovative ASIC design processes
C++ and scripting language (Python, Makefile) experience; SystemC modeling a plus
Strong debugging skills in FW/SW environments and IP model integration
Testplan development and execution experience
You've completed and shipped multiple projects and are skilled at processor and/or I/O Architecture.
A self-starter excited to work as part of a small dynamic team
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative, autonomous and love a challenge, we want to hear from you!
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until January 13, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
, , JR2003176
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA