EA
Senior Staff Physical Design Engineer (from Tier1 colleges like IITs/NITs/IIITs)
Accepting applicationsEnCharge AI · India
Full-Time Mid_senior AICadencePythonTCL
Estimated market salary
₹32-57 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
5d ago
Category
Design
Experience
Mid_senior
Country
India
(www.enchargeai.com)
Senior Staff Physical Design Engineer (from Tier1 colleges like IITs/NITs/IIITs)
Location: Remote-Anywhere in India
About Company
:EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems
.
About the Ro
leWe are seeking a highly experienced Senior Staff Physical Design Engineer with a strong background in chip-level implementation and EDA tools. The ideal candidate will have deep expertise in physical design, timing closure, and low-power desig
n.
Qualifications
10-14 years of experience in physical design (excluding other areas such as logic design or CA
D).Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools (must-hav
e).Strong knowledge of timing concepts and timing closure techniques for chip design.
Experience with both top-level and block-level physical design is required; experience with hierarchical floorplanning is a plus.
Proficiency in low-power design concepts and debugging is necessary.
Experience with EM/IR checks, debugging, and issue resolution, including power grid verification, is required.
Strong scripting skills in TCL or Python for automation are important
.Understanding of process concepts is needed for physical verification as part of routing tasks
.Experience with physical design methodology and flow setup is preferred; this role will involve advanced flow evaluations
.Additional experience in areas such as PDK management or foundry tapeout processes is a plus
Contact
Uday
muday_bhaskar@yahoo.com
Mulya Technologies
"Mining the Knowledge Community"
Show more Show less
Senior Staff Physical Design Engineer (from Tier1 colleges like IITs/NITs/IIITs)
Location: Remote-Anywhere in India
About Company
:EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems
.
About the Ro
leWe are seeking a highly experienced Senior Staff Physical Design Engineer with a strong background in chip-level implementation and EDA tools. The ideal candidate will have deep expertise in physical design, timing closure, and low-power desig
n.
Qualifications
10-14 years of experience in physical design (excluding other areas such as logic design or CA
D).Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools (must-hav
e).Strong knowledge of timing concepts and timing closure techniques for chip design.
Experience with both top-level and block-level physical design is required; experience with hierarchical floorplanning is a plus.
Proficiency in low-power design concepts and debugging is necessary.
Experience with EM/IR checks, debugging, and issue resolution, including power grid verification, is required.
Strong scripting skills in TCL or Python for automation are important
.Understanding of process concepts is needed for physical verification as part of routing tasks
.Experience with physical design methodology and flow setup is preferred; this role will involve advanced flow evaluations
.Additional experience in areas such as PDK management or foundry tapeout processes is a plus
Contact
Uday
muday_bhaskar@yahoo.com
Mulya Technologies
"Mining the Knowledge Community"
Show more Show less
Similar Jobs
M
MTS, Analog Design Engineering
Micron · Boise, United States, North America
M
Senior Engineer, STPG PE (FDV-Verilog)
Micron · Singapore, Singapore, Asia
M
Digital IC Design Engineer - Early Career
Marvell · Westborough, United States, North America
M
Staff Firmware/Software Engineer- Embedded SoC/Microcontroller/DSP/SERDES/AEC/Microled/ODSP/PHY/AI Connectivity
Marvell · Santa Clara, United States, North America