MT
Senior Staff Physical Design Engineer
Accepting applicationsMulya Technologies · Greater Bengaluru Area
Full-Time Mid_senior CadenceGenusInnovusPerlPython
Estimated market salary
₹20-36 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
23h ago
Category
Design
Experience
Mid_senior
Country
India
Location: Bangalore
Job Summary
We are looking for an experienced Physical Design Engineer (10-14 Years) with strong expertise in RTL-to-GDS implementation, Cadence Innovus, advanced-node Block/SoC designs, and PPA optimization. Candidates should have hands-on System Verilog + Python/Perl scripting experience and a proven track record of delivering high-volume shipped products.
What You'll Drive & Bring to the Role
Experience in Physical Design implementation (from RTL to GDS) at Block or SoC designs on advanced process nodes
Expertise and experience with industry-standard CAD tools from Cadence-Innovus.
Experience in collaborating with RTL design and Flows teams to drive feasibility studies and converge Block/SoC designs to meet target power, frequency, and area targets.
Expert knowledge of System Verilog, as well as Perl, Python or other scripting languages.
Worked at Subsystem level and good experience at Hierarchy block/s.
Proven track record of execution on products which have shipped in high-volume.
Required Qualifications
• Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Engineering, or related discipline with 8-10 yrs of work experience.
skills:
Innovus
SoC
Tempus
Genus
Voltus
redhawk
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
Show more Show less
Job Summary
We are looking for an experienced Physical Design Engineer (10-14 Years) with strong expertise in RTL-to-GDS implementation, Cadence Innovus, advanced-node Block/SoC designs, and PPA optimization. Candidates should have hands-on System Verilog + Python/Perl scripting experience and a proven track record of delivering high-volume shipped products.
What You'll Drive & Bring to the Role
Experience in Physical Design implementation (from RTL to GDS) at Block or SoC designs on advanced process nodes
Expertise and experience with industry-standard CAD tools from Cadence-Innovus.
Experience in collaborating with RTL design and Flows teams to drive feasibility studies and converge Block/SoC designs to meet target power, frequency, and area targets.
Expert knowledge of System Verilog, as well as Perl, Python or other scripting languages.
Worked at Subsystem level and good experience at Hierarchy block/s.
Proven track record of execution on products which have shipped in high-volume.
Required Qualifications
• Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Engineering, or related discipline with 8-10 yrs of work experience.
skills:
Innovus
SoC
Tempus
Genus
Voltus
redhawk
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA