U

Senior STA Engineer

Accepting applications

UST · Bangalore Urban district, India

Full-Time Mid_senior CadencePerlSOCSynopsysTcl
Estimated market salary
₹19-34 LPA

This is a SiliconBoard market estimate, not an employer-posted salary.

Posted
4d ago
Category
Design
Experience
Mid_senior
Country
India
Job Description:
Has done timing sign-off including timing margin calculations independently on SOC level.
Experience in handling STA of multi-power domain designs
STA flow enhancement, abstraction with bottleneck identification
Proficient in design margins and SDC constructs
TAT reduction in multi-mode, multi power domain/designs
Generate timing ECOs for Physical design
Drive ambitious schedules and enables dependent teams to accomplish
Proficient with EDA tools from Synopsys/Cadence
Excellent analytical & communication skill
Show ability to collaborate in multi-functional environment, cross-site or cross-time zone
Proficient in Tcl and Perl or other scripting relevant language is a plus
Strong in STA fundamentals
4-7 years of relevant experience
Show more Show less