A
Senior SoC Design Verification Engineer
Accepting applicationsAMD · Hyderabad, Telangana, India
Full-Time Mid_senior AIASICMentorPerlPython
Estimated market salary
₹27-49 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
2d ago
Category
Design
Experience
Mid_senior
Country
India
ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.
AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.
SENIOR SILICON DESIGN VERIFICATION ENGINEER
The Role
The SMTS SoC Design Verification Engineer is responsible for leading the verification of complex SoC features and subsystems, driving verification methodology, ensuring high-quality silicon sign-off, and mentoring engineers across the verification organization. The role requires deep expertise in SoC architecture, System Verilog/UVM, debug, coverage closure, and cross-functional collaboration
Key Responsiblities
Own end-to-end verification of key SoC features and system-level scenarios.
Develop and execute comprehensive verification plans, testbenches, and regression strategies.
Drive functional, code, assertion, and scenario coverage closure.
Lead SoC/IP integration verification and sign-off activities.
Debug complex RTL, architecture, testbench, and firmware issues.
Collaborate closely with Architecture, RTL, Firmware, Emulation, Platform, and Validation teams.
Drive verification methodology improvements, automation, and productivity enhancements.
Support pre-silicon bring-up, emulation, and post-silicon debug activities.
Mentor and technically guide MTS/SDE engineers.
Drive execution toward program milestones such as LSB, LSC, LSD, and Tape-Out
Preferred Experience
Minimum 12+ years of experience in ASIC Design Verification
Experiance in X86 based SOC DV
Strong expertise in SoC verification methodologies.
Advanced SystemVerilog and UVM knowledge.
Experience with SoC/IP verification environments, VIPs, UVCs, BFMs.
Strong debugging skills using industry-standard simulation and verification tools.
Knowledge of functional and code coverage methodologies.
Understanding of SoC architecture, interconnects, memory subsystems, security, power management, and performance features.
Familiarity with scripting (Python/Perl/Shell), regression automation, and version control systems.
Academic Credentials
Bachelors or Masters degree in Electronics engineering
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Show more Show less
At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.
AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.
SENIOR SILICON DESIGN VERIFICATION ENGINEER
The Role
The SMTS SoC Design Verification Engineer is responsible for leading the verification of complex SoC features and subsystems, driving verification methodology, ensuring high-quality silicon sign-off, and mentoring engineers across the verification organization. The role requires deep expertise in SoC architecture, System Verilog/UVM, debug, coverage closure, and cross-functional collaboration
Key Responsiblities
Own end-to-end verification of key SoC features and system-level scenarios.
Develop and execute comprehensive verification plans, testbenches, and regression strategies.
Drive functional, code, assertion, and scenario coverage closure.
Lead SoC/IP integration verification and sign-off activities.
Debug complex RTL, architecture, testbench, and firmware issues.
Collaborate closely with Architecture, RTL, Firmware, Emulation, Platform, and Validation teams.
Drive verification methodology improvements, automation, and productivity enhancements.
Support pre-silicon bring-up, emulation, and post-silicon debug activities.
Mentor and technically guide MTS/SDE engineers.
Drive execution toward program milestones such as LSB, LSC, LSD, and Tape-Out
Preferred Experience
Minimum 12+ years of experience in ASIC Design Verification
Experiance in X86 based SOC DV
Strong expertise in SoC verification methodologies.
Advanced SystemVerilog and UVM knowledge.
Experience with SoC/IP verification environments, VIPs, UVCs, BFMs.
Strong debugging skills using industry-standard simulation and verification tools.
Knowledge of functional and code coverage methodologies.
Understanding of SoC architecture, interconnects, memory subsystems, security, power management, and performance features.
Familiarity with scripting (Python/Perl/Shell), regression automation, and version control systems.
Academic Credentials
Bachelors or Masters degree in Electronics engineering
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA