OG
Senior RTL Design Engineer
Accepting applicationsOho Group · San Francisco Bay Area
Full-Time Mid_senior AIASICDDRRTLSoC
Posted
19h ago
Category
Design
Experience
Mid_senior
Country
United States
Senior RTL Design Engineer - San Francisco Bay Area - 250k+
Are you an RTL Design Engineer looking to take the jump to a hugely-growing AI startup revolutionising accelerator technology? This could be the role for you!
What you'll be doing
Design and implement RTL for advanced digital and SoC designs.
Translate architectural requirements into efficient hardware solutions.
Optimise designs for performance, power, and area.
Work with verification and implementation teams to deliver high-quality silicon.
Debug and resolve design issues throughout development and silicon bring-up.
Contribute to technical reviews and cross-functional engineering discussions.
What you need
Strong ASIC and SoC design experience
Deep understanding of AMBA protocols
Knowledge of high-bandwidth memory systems (HBM, DDR).
Experience designing high-performance compute engines in GPU or NPU is a plus.
Familiarity with chiplet architectures or advanced packaging.
Experience with performance modeling and architecture exploration.
To take the next step in your career, click 'Apply' today!
Show more Show less
Are you an RTL Design Engineer looking to take the jump to a hugely-growing AI startup revolutionising accelerator technology? This could be the role for you!
What you'll be doing
Design and implement RTL for advanced digital and SoC designs.
Translate architectural requirements into efficient hardware solutions.
Optimise designs for performance, power, and area.
Work with verification and implementation teams to deliver high-quality silicon.
Debug and resolve design issues throughout development and silicon bring-up.
Contribute to technical reviews and cross-functional engineering discussions.
What you need
Strong ASIC and SoC design experience
Deep understanding of AMBA protocols
Knowledge of high-bandwidth memory systems (HBM, DDR).
Experience designing high-performance compute engines in GPU or NPU is a plus.
Familiarity with chiplet architectures or advanced packaging.
Experience with performance modeling and architecture exploration.
To take the next step in your career, click 'Apply' today!
Show more Show less
Similar Jobs
D
Digital ASIC Implementation Engineer
Draper · Greater Boston
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Cupertino, CA
KI
Senior Hardware Design Engineer (Hybrid)
Kforce Inc · Tempe, AZ
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Austin, TX