E(
Senior Physical Design Engineer
Accepting applicationseInfochips (An Arrow Company) · Bengaluru, Karnataka, India
Full-Time Mid_senior CadenceCalibreDFTInnovusRTL
Estimated market salary
₹26-46 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
15 Jun
Category
Design
Experience
Mid_senior
Country
India
Job Opening: Physical Design Engineer (5+ Years)
Location: Bangalore/Hyderabad/Chennai/Pune/Noida/Ahmedabad
Experience Required: 4+ Years
Company: eInfochips
Employment Type: Full-time
🚀 Job Responsibilities:
Perform block-level and full-chip physical design activities.
Handle floorplanning, placement, CTS, routing, and timing closure.
Work on physical verification including DRC, LVS, and ERC checks.
Perform STA analysis and support timing closure across corners and modes.
Handle IR drop analysis, power planning, and EM checks.
Debug and resolve physical design issues related to congestion, timing, and power.
Collaborate closely with RTL, DFT, and STA teams for design closure.
Ensure delivery of high-quality layouts meeting PPA (Power, Performance, Area) targets.
🛠 Required Skills:
Strong hands-on experience in physical design flow from netlist to GDSII.
Expertise in floorplanning, placement, CTS, routing, and signoff checks.
Experience with tools like:
Cadence Innovus
Synopsys ICC2
PrimeTime
Calibre (DRC/LVS)
Good understanding of:
Timing closure
Signal integrity
Low-power concepts
MMMC setup
Experience working on advanced technology nodes is preferred.
✅ Preferred Qualifications:
Bachelor’s or Master’s degree in Electronics / VLSI / ECE.
Strong debugging and problem-solving skills.
Good communication and teamwork abilities.
📩 How to Apply:
Interested candidates can share their updated resume at:
Nshalini.singh@einfochips.com
Show more Show less
Location: Bangalore/Hyderabad/Chennai/Pune/Noida/Ahmedabad
Experience Required: 4+ Years
Company: eInfochips
Employment Type: Full-time
🚀 Job Responsibilities:
Perform block-level and full-chip physical design activities.
Handle floorplanning, placement, CTS, routing, and timing closure.
Work on physical verification including DRC, LVS, and ERC checks.
Perform STA analysis and support timing closure across corners and modes.
Handle IR drop analysis, power planning, and EM checks.
Debug and resolve physical design issues related to congestion, timing, and power.
Collaborate closely with RTL, DFT, and STA teams for design closure.
Ensure delivery of high-quality layouts meeting PPA (Power, Performance, Area) targets.
🛠 Required Skills:
Strong hands-on experience in physical design flow from netlist to GDSII.
Expertise in floorplanning, placement, CTS, routing, and signoff checks.
Experience with tools like:
Cadence Innovus
Synopsys ICC2
PrimeTime
Calibre (DRC/LVS)
Good understanding of:
Timing closure
Signal integrity
Low-power concepts
MMMC setup
Experience working on advanced technology nodes is preferred.
✅ Preferred Qualifications:
Bachelor’s or Master’s degree in Electronics / VLSI / ECE.
Strong debugging and problem-solving skills.
Good communication and teamwork abilities.
📩 How to Apply:
Interested candidates can share their updated resume at:
Nshalini.singh@einfochips.com
Show more Show less
Similar Jobs
M
MTS, Analog Design Engineering
Micron · Boise, United States, North America
M
Senior Engineer, STPG PE (FDV-Verilog)
Micron · Singapore, Singapore, Asia
M
Digital IC Design Engineer - Early Career
Marvell · Westborough, United States, North America
M
Staff Firmware/Software Engineer- Embedded SoC/Microcontroller/DSP/SERDES/AEC/Microled/ODSP/PHY/AI Connectivity
Marvell · Santa Clara, United States, North America