KI
Senior FPGA Design Engineer
Accepting applicationsKforce Inc · Tempe, AZ
Full-Time Associate AIFPGASystemVerilogVHDLVerilog
Posted
3d ago
Category
Design
Experience
Associate
Country
United States
Responsibilities
Kforce's client, an innovative technology company based in Tempe, AZ, is seeking a Senior FPGA Design Engineer to join a highly technical engineering team. This role offers the opportunity to design and implement advanced FPGA-based digital systems and contribute to complex, multidisciplinary engineering projects. Responsibilities include the design and implementation of FPGA-based digital systems and architecture and developing high-speed signal-processing algorithms and cryptographic functions in FPGAs. The Senior FPGA Design Engineer will collaborate with talented engineering teams throughout the full product development lifecycle.
Requirements
Bachelor's degree in Electrical Engineering
5+ years of FPGA design experience, including hands-on experience with SystemVerilog, Verilog, or VHDL
Strong understanding of FPGA architecture, digital design, simulation, verification, and testbench development
Experience developing FPGA-based signal-processing or communications systems
Strong analytical, troubleshooting, and problem-solving skills
Strong communication and collaboration skills with the ability to work effectively across engineering disciplines
The pay range is the lowest to highest compensation we reasonably in good faith believe we would pay at posting for this role. We may ultimately pay more or less than this range. Employee pay is based on factors like relevant education, qualifications, certifications, experience, skills, seniority, location, performance, union contract and business needs. This range may be modified in the future.
We offer comprehensive benefits including medical/dental/vision insurance, HSA, FSA, 401(k), and life, disability & ADD insurance to eligible employees. Salaried personnel receive paid time off. Hourly employees are not eligible for paid time off unless required by law. Hourly employees on a Service Contract Act project are eligible for paid sick leave.
Note: Pay is not considered compensation until it is earned, vested and determinable. The amount and availability of any compensation remains in Kforce's sole discretion unless and until paid and may be modified in its discretion consistent with the law.
This job is not eligible for bonuses, incentives or commissions.
Kforce is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, pregnancy, sexual orientation, gender identity, national origin, age, protected veteran status, or disability status.
By clicking “Apply Today” you agree to receive calls, AI-generated calls, text messages or emails from Kforce and its affiliates, and service providers. Note that if you choose to communicate with Kforce via text messaging the frequency may vary, and message and data rates may apply. Carriers are not liable for delayed or undelivered messages. You will always have the right to cease communicating via text by using key words such as STOP.
Show more Show less
Kforce's client, an innovative technology company based in Tempe, AZ, is seeking a Senior FPGA Design Engineer to join a highly technical engineering team. This role offers the opportunity to design and implement advanced FPGA-based digital systems and contribute to complex, multidisciplinary engineering projects. Responsibilities include the design and implementation of FPGA-based digital systems and architecture and developing high-speed signal-processing algorithms and cryptographic functions in FPGAs. The Senior FPGA Design Engineer will collaborate with talented engineering teams throughout the full product development lifecycle.
Requirements
Bachelor's degree in Electrical Engineering
5+ years of FPGA design experience, including hands-on experience with SystemVerilog, Verilog, or VHDL
Strong understanding of FPGA architecture, digital design, simulation, verification, and testbench development
Experience developing FPGA-based signal-processing or communications systems
Strong analytical, troubleshooting, and problem-solving skills
Strong communication and collaboration skills with the ability to work effectively across engineering disciplines
The pay range is the lowest to highest compensation we reasonably in good faith believe we would pay at posting for this role. We may ultimately pay more or less than this range. Employee pay is based on factors like relevant education, qualifications, certifications, experience, skills, seniority, location, performance, union contract and business needs. This range may be modified in the future.
We offer comprehensive benefits including medical/dental/vision insurance, HSA, FSA, 401(k), and life, disability & ADD insurance to eligible employees. Salaried personnel receive paid time off. Hourly employees are not eligible for paid time off unless required by law. Hourly employees on a Service Contract Act project are eligible for paid sick leave.
Note: Pay is not considered compensation until it is earned, vested and determinable. The amount and availability of any compensation remains in Kforce's sole discretion unless and until paid and may be modified in its discretion consistent with the law.
This job is not eligible for bonuses, incentives or commissions.
Kforce is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, pregnancy, sexual orientation, gender identity, national origin, age, protected veteran status, or disability status.
By clicking “Apply Today” you agree to receive calls, AI-generated calls, text messages or emails from Kforce and its affiliates, and service providers. Note that if you choose to communicate with Kforce via text messaging the frequency may vary, and message and data rates may apply. Carriers are not liable for delayed or undelivered messages. You will always have the right to cease communicating via text by using key words such as STOP.
Show more Show less
Similar Jobs
D
Digital ASIC Implementation Engineer
Draper · Greater Boston
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Cupertino, CA
KI
Senior Hardware Design Engineer (Hybrid)
Kforce Inc · Tempe, AZ
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Austin, TX