SS
Senior Design Verification Engineer (DFx)
Accepting applicationsSmartSoC Solutions Pvt Ltd · Bangalore Urban, Karnataka, India
Full-Time Mid_senior DFTScanMBISTSystemVerilogUVM
Estimated market salary
βΉ24-44 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
2d ago
Category
Verification
Experience
Mid_senior
Country
India
We are actively looking for experienced DFX DV Engineers to join our team in Bangalore and contribute to advanced SoC/ASIC development programs.
π Location: Bangalore
πΌ Experience: 8 β 15 Years
π§ Key Responsibilities:
β’ Develop and execute comprehensive verification plans using SystemVerilog and UVM
β’ Perform functional verification of SoC/IP components with a strong focus on DFX features
β’ Build, maintain, and enhance UVM-based testbenches and environments
β’ Debug failures across simulation, emulation, and silicon stages
β’ Collaborate closely with Design and DFT teams to ensure testability and coverage closure
β’ Analyze and validate test patterns (ATPG/ATE) for manufacturing readiness
β’ Drive coverage closure and ensure high-quality verification sign-off
β’ Support post-silicon validation and bring-up activities
π‘ Required Skills:
β’ Strong hands-on experience in SystemVerilog and UVM
β’ Solid understanding of SoC/IP verification methodologies
β’ Experience with DFX/DFT concepts such as scan, ATPG, and testability
β’ Good debugging and analytical problem-solving skills
β’ Exposure to multi-level verification (IP, subsystem, and SoC level)
β’ Ability to work independently while collaborating effectively in a team environment
π What Weβre Looking For:
β’ Self-driven engineers with a strong sense of ownership
β’ Individuals who can handle complex verification challenges and deliver quality results
β’ Team players who thrive in a fast-paced, collaborative environment
Show more Show less
π Location: Bangalore
πΌ Experience: 8 β 15 Years
π§ Key Responsibilities:
β’ Develop and execute comprehensive verification plans using SystemVerilog and UVM
β’ Perform functional verification of SoC/IP components with a strong focus on DFX features
β’ Build, maintain, and enhance UVM-based testbenches and environments
β’ Debug failures across simulation, emulation, and silicon stages
β’ Collaborate closely with Design and DFT teams to ensure testability and coverage closure
β’ Analyze and validate test patterns (ATPG/ATE) for manufacturing readiness
β’ Drive coverage closure and ensure high-quality verification sign-off
β’ Support post-silicon validation and bring-up activities
π‘ Required Skills:
β’ Strong hands-on experience in SystemVerilog and UVM
β’ Solid understanding of SoC/IP verification methodologies
β’ Experience with DFX/DFT concepts such as scan, ATPG, and testability
β’ Good debugging and analytical problem-solving skills
β’ Exposure to multi-level verification (IP, subsystem, and SoC level)
β’ Ability to work independently while collaborating effectively in a team environment
π What Weβre Looking For:
β’ Self-driven engineers with a strong sense of ownership
β’ Individuals who can handle complex verification challenges and deliver quality results
β’ Team players who thrive in a fast-paced, collaborative environment
Show more Show less