R
Senior CMOS Test and Validation Lead, Analog Mixed-Signal, Raxium
Accepting applicationsRaxium · Fremont, CA
Full-Time Principal AnalogC++CMOSMixed-SignalPython
Posted
10 Jun
Category
Design
Experience
Principal
Country
United States
Minimum Qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.
10 years of experience in Test Engineering and Post-Silicon Validation, with 5 years of experience in CMOS.
2 years of experience in a technical leadership or lead architect role.
Experience with Analog Mixed-Signal Silicon.
Experience programming for lab automation and data analysis.
Preferred Qualifications
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience with benchtop measurement equipment (High-bandwidth Oscilloscopes, Spectrum Analyzers, BERTs, VNAs).
Vendor management experience working with OSATs and PCB fabrication houses.
Familiarity with high-speed serial protocols (MIPI).
Proven track record developing C++/Python test code for automated test equipment.
Show more Show less
Bachelor's degree in Electrical Engineering, Computer Engineering, a related field, or equivalent practical experience.
10 years of experience in Test Engineering and Post-Silicon Validation, with 5 years of experience in CMOS.
2 years of experience in a technical leadership or lead architect role.
Experience with Analog Mixed-Signal Silicon.
Experience programming for lab automation and data analysis.
Preferred Qualifications
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience with benchtop measurement equipment (High-bandwidth Oscilloscopes, Spectrum Analyzers, BERTs, VNAs).
Vendor management experience working with OSATs and PCB fabrication houses.
Familiarity with high-speed serial protocols (MIPI).
Proven track record developing C++/Python test code for automated test equipment.
Show more Show less
Similar Jobs
M
PRINCIPAL RTL DESIGN
Micron · Boise, United States, North America
M
Principal Engineer, High‑Speed RTL Design
Micron · Bangalore, India, Asia
N
ASIC TOP Floorplan Design Engineer
NVIDIA · Shanghai, China, Asia
N
Senior System Software Engineer, SoC Power and Performance - O-RAN Infrastructure
NVIDIA · 3 Locations