N
SCAN/ATPG/GLS
Accepting applicationsNeurealm · Bengaluru, Karnataka, India
Full-Time Mid ATEATPGBoundary ScanCadenceDFT
Estimated market salary
₹47-73 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
20h ago
Category
Test
Experience
Mid
Country
India
Job Posted On
22-06-2026 12:55:39
Job Code
Job_304018
Experience Required
Location
Bangalore, Karnataka, India (WAC_003)
Job Summary
Job Description
Skills And Experience Required
Hands on experience in Inserting Scan and generating ATPG vectors for
Stuck-At and At-Speed Faults. In-depth experience in analysing and improving scan coverage
Hands on experience in MBIST (insertion and simulation)
Experience in Boundary Scan, inserting tap controller and P1500
Experience in RTL based and netlist-based insertion flows
Experience in DFT simulation with and without SDF Experience in Synthesis and formal verification tools
Experience in characterization (DC Characteristics)
Experience in generating TDL for ATE and working closely with ATE team during bring-up phase
Good exposure to DFT tools from Mentor, Synopsys and Cadence
Good scripting know-how in Perl and TCL
Experience In Static Timing Analysis Preferred
Educational Qualification: BE/ME or BTech /MTech
Location: Bangalore and Cochin
Show more Show less
22-06-2026 12:55:39
Job Code
Job_304018
Experience Required
Location
Bangalore, Karnataka, India (WAC_003)
Job Summary
Job Description
Skills And Experience Required
Hands on experience in Inserting Scan and generating ATPG vectors for
Stuck-At and At-Speed Faults. In-depth experience in analysing and improving scan coverage
Hands on experience in MBIST (insertion and simulation)
Experience in Boundary Scan, inserting tap controller and P1500
Experience in RTL based and netlist-based insertion flows
Experience in DFT simulation with and without SDF Experience in Synthesis and formal verification tools
Experience in characterization (DC Characteristics)
Experience in generating TDL for ATE and working closely with ATE team during bring-up phase
Good exposure to DFT tools from Mentor, Synopsys and Cadence
Good scripting know-how in Perl and TCL
Experience In Static Timing Analysis Preferred
Educational Qualification: BE/ME or BTech /MTech
Location: Bangalore and Cochin
Show more Show less
Similar Jobs
Q
RF Test Engineer
Qualcomm · Boulder, CO
VE
Lead ASIC DFT Engineer - Remote
Vensure Employer Solutions · California, United States
R
Senior Engineer - PCB Design
River · Bengaluru, Karnataka, India
RH
Lead Engineer - Silicon Validation
RELIX HR Consulting Pvt Ltd - Recruitment Partner for Excellence · Hyderabad, Telangana, India