RTL Design Engineer

Role - RTL Design Engineer
Experience - 5+ Years
Location- Bangalore / Pune
Notice Period- Immediate Joiners

About the Company
We are seeking an experienced ASIC RTL Design Engineer with strong expertise in digital design, Verilog coding, RTL integration, synthesis, and timing closure. The ideal candidate should have hands-on experience in ASIC/SoC design flow and a strong understanding of digital design fundamentals.

About the Role
The role involves developing and maintaining high-quality RTL designs, collaborating with various teams, and ensuring compliance with design specifications.

Responsibilities
Develop and maintain high-quality RTL designs using Verilog.
Perform RTL integration for complex ASIC/SoC designs.
Collaborate with Architecture, Verification, Physical Design, and DFT teams.
Analyze and resolve RTL design issues during development and integration.
Support synthesis and timing closure activities.
Debug and fix timing violations, including setup and hold issues.
Participate in design reviews and ensure compliance with design specifications.
Work closely with cross-functional teams to achieve project milestones.

Qualifications
Minimum 5+ years of experience in ASIC RTL Design.
Strong hands-on experience in Verilog coding.
Experience in RTL design and RTL integration.
Good understanding of digital design concepts and computer architecture fundamentals.
Experience with synthesis tools such as Synopsys Design Compiler or Cadence Genus.
Strong knowledge of Static Timing Analysis (STA).
Experience in timing closure and timing violation fixes.
Understanding of ASIC design and development flow.

Required Skills
Verilog HDL
RTL Design and Development
RTL Integration
ASIC/SoC Design
Synthesis
Static Timing Analysis (STA)
Timing Closure
Setup and Hold Violation Analysis
Digital Logic Design

Preferred Skills
System Verilog knowledge.
Experience with Lint and CDC analysis.
Low Power Design concepts.
TCL, Perl, or Python scripting.
Exposure to advanced ASIC design methodologies.

Desired Candidate Profile
Strong analytical and debugging skills.
Good communication and teamwork abilities.
Ability to independently drive design tasks and deliver high-quality solutions.
Experience working in complex ASIC/SoC development environments.


Mary Marga Reeta.S
Assistant Manager-Recruitment & Business Development
Mail-ID : reeta.s@talastra.in
www.Talastra.in
https://www.linkedin.com/company/talastra-hr-consultant/
Show more Show less