CA
RTL Design Engineer
Accepting applicationsClarus Advisers · Hyderabad, Telangana, India
Full-Time Mid_senior DFTPerlPythonRTLSOC
Posted
3d ago
Category
Design
Experience
Mid_senior
Country
India
Company Overview
Our client is a Semiconductor MNC
Position Overview
RTL Design Engineer/Senior Engineer
Responsibilities
Drive SOC Assembly and design chip level functions for SOCs.
Responsible for front-end design quality/correctness checks, reviews and driving those with multi-functional teams.
Drive SOC execution across chip milestones working with all multi-functional teams to help define, track and drive complex dependencies.
Define and develop system-level methodologies, tools, and IPs to build SOCs in an efficient and scalable manner.
Identify difficulties and inefficiencies in the front-end chip implementation process and propose and implement ideas to solve them.
Skills & Experience
4+ years of proven experience in chip design, specializing in SOC integration and design automation. Padring and fuse/floorsweep design experience is a bonus.
Experience in RTL design (Verilog), System-On-Chip design/implementation flow.
Strong coding skills in Perl, Python, or other industry-standard scripting languages.
Exposure to various Chip Design Functions to be able to collaborate and solve complex multi-functional problems.
Background in SOC Verification, Synthesis, Physical design and DFT is a bonus.
Experience in RTL Build flows and Makefiles is a plus.
Excellent analytical and problem-solving skills.
Show more Show less
Our client is a Semiconductor MNC
Position Overview
RTL Design Engineer/Senior Engineer
Responsibilities
Drive SOC Assembly and design chip level functions for SOCs.
Responsible for front-end design quality/correctness checks, reviews and driving those with multi-functional teams.
Drive SOC execution across chip milestones working with all multi-functional teams to help define, track and drive complex dependencies.
Define and develop system-level methodologies, tools, and IPs to build SOCs in an efficient and scalable manner.
Identify difficulties and inefficiencies in the front-end chip implementation process and propose and implement ideas to solve them.
Skills & Experience
4+ years of proven experience in chip design, specializing in SOC integration and design automation. Padring and fuse/floorsweep design experience is a bonus.
Experience in RTL design (Verilog), System-On-Chip design/implementation flow.
Strong coding skills in Perl, Python, or other industry-standard scripting languages.
Exposure to various Chip Design Functions to be able to collaborate and solve complex multi-functional problems.
Background in SOC Verification, Synthesis, Physical design and DFT is a bonus.
Experience in RTL Build flows and Makefiles is a plus.
Excellent analytical and problem-solving skills.
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA