V

Programmable Logic Design Engineer

Accepting applications

Viasat · Independence, OH

Full-Time Mid_senior FPGAMatlabRTLVerilogai
Posted
3d ago
Category
Test
Experience
Mid_senior
Country
United States
About Us

One team. Global challenges. Infinite opportunities. At Viasat, we’re on a mission to deliver connections with the capacity to change the world. For more than 35 years, Viasat has helped shape how consumers, businesses, governments and militaries around the globe communicate. We’re looking for people who think big, act fearlessly, and create an inclusive environment that drives positive impact to join our team.

What You'll Do

In this role you will help develop high speed signal processing algorithms and/or network protocols in FPGAs. The individual will be responsible for the full design phase starting from the requirements' phase to documentation, block diagrams, implementation of source code, simulation, place & route, testing in hardware, and integration.

The day-to-day

Collaborate with team members to jointly develop high-speed digital signal processing and waveform processing algorithms supporting satellite communications applications
Develop testbenches and help maintain and update system level verification environment
Synthesize Verilog and System Verilog for Xilinx/AMD FPGAs
Develop timing constraints, analyze timing results, and implement design changes required to close timing
Generate and collaborate on required design documents, development requirements, specifications and verification protocols
Responsible for owning and driving technical issues to resolution
Integrate and debugs design in the laboratory


What You'll Need

Bachelor's Degree in Electrical Engineering, Computer Engineering or a related field
5-8 years FPGA design experience, including Xilinx Vivado
Strong knowledge of System Verilog
Experience with RTL design for various signal processing blocks, including but not limited to equalizers, correlators, filters, FEC encoders and decoders
Proven track record to design and implement FPGA modules using System Verilog with simulation and testbench development
Work independently, take initiative, and take ownership of tasks and results
Strong written and verbal communication skills, ability to work with a geographically distributed team


What Will Help You On The Job

Familiarity with Matlab
Experience with GitHub
Experience with developing code for legacy Viasat modem platforms
Familiarity with DVB-S2x and DVB-RCS2 standards
Understanding and knowledge of Satellite communication waveforms and standards


Salary range

$155,500.00 - $246,000.00 / annually. For specific work locations within San Jose, the San Francisco Bay area and New York City metropolitan area, the base pay range for this role is $193,500.00- $290,500.00/ annually

At Viasat, we consider many factors when it comes to compensation, including the scope of the position as well as your background and experience. Base pay may vary depending on job-related knowledge, skills, and experience. Additional cash or stock incentives may be provided as part of the compensation package, in addition to a range of medical, financial, and/or other benefits, dependent on the position offered. Learn more about Viasat’s comprehensive benefit offerings that are focused on your holistic health and wellness at https://careers.viasat.com/benefits.

EEO Statement

Viasat is proud to be an equal opportunity employer, seeking to create a welcoming and diverse environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, gender, gender identity or expression, sexual orientation, national origin, ancestry, physical or mental disability, medical condition, marital status, genetics, age, or veteran status or any other applicable legally protected status or characteristic. If you would like to request an accommodation on the basis of disability for completing this on-line application, please click here.

Show more Show less