AD
Principal Engineer, Digital Design Engineer (AI/ML)
Accepting applicationsAnalog Devices · Chandler, AZ
Full-Time Principal AIATPGAnalogBISTCadence
Posted
4d ago
Category
Design
Experience
Principal
Country
United States
About Analog Devices
Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.
As a Principal Digital Design Engineer, you will lead the architecture and implementation of complex digital subsystems within ADI's mixed-signal and power management ICs. You will drive the adoption of AI/ML techniques to transform design automation, optimization, and productivity across the digital design flow. Your work will span multiple business units and directly shape how ADI integrates advanced digital functionality into next-generation products.
Key Responsibilities
Drive adoption of AI/ML methodologies to optimize synthesis, timing closure, power estimation, and design space exploration
Define and lead digital architecture for complex SoCs and mixed-signal ICs, including control logic, digital interfaces, and on-chip processing
Lead RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and power targets
Own the synthesis-to-signoff flow including synthesis with timing and placement constraints (Genus), STA and power analysis (Tempus), and logical equivalence checking (Conformal)
Lead architecture and design reviews, assessing trade-offs across timing, area, power, and testability
Influence design flows, IP reuse strategies, and product roadmaps across multiple projects
Collaborate with analog design teams to define and integrate digital-analog interfaces and control architectures
Required Skills And Experience
MSEE or MSCE with 10+ years of digital IC design experience, or PhD with 8+ years (BSEE/BSCE with equivalent depth considered)
Expert-level RTL design in Verilog/SystemVerilog with proven track record of complex digital subsystem delivery
Track record of leading digital designs from architecture through tape-out, silicon validation, and production release
Strong scripting skills (Python, Tcl, shell) with experience applying AI/ML techniques to enhance productivity
Deep knowledge of synthesis, static timing analysis, DFT (scan, ATPG, BIST), and clock domain crossing methodologies
Proficiency with Cadence digital design tools: Genus, Innovus, Tempus, Conformal
Excellent presentation, technical writing, and communication skills
Preferred Qualifications
Working knowledge of place-and-route (Innovus), floorplanning, and physical-aware design techniques
Experience with low-power design techniques including multi-voltage domains, power gating, and UPF
Familiarity with digital interfaces (I2C, SPI, UART) and mixed-signal SoC integration
Strong analytical and problem-solving abilities
Ability to work effectively in a collaborative team environment
Technical Scope
Development and deployment of AI/ML-driven workflows that measurably improve design quality, turnaround time, or coverage
Full digital subsystem architecture ownership from specification through silicon bring-up and production validation
Clock domain crossing analysis, lint, and formal verification for multi-clock digital architectures
DFT strategy and implementation including scan insertion, ATPG pattern generation, and fault coverage closure
Collaboration and Impact
Partner with analog design, verification, and applications teams to define digital control architectures that meet system-level requirements
Champion AI/ML-driven improvements to digital design workflows, sharing results and best practices across teams
Contribute to organizational knowledge through design reviews and cross-team technical forums
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
EEO is the Law: Notice of Applicant Rights Under the Law.
Job Req Type: Experienced
Required Travel: No
Shift Type: 1st Shift/Days
Show more Show less
Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.
As a Principal Digital Design Engineer, you will lead the architecture and implementation of complex digital subsystems within ADI's mixed-signal and power management ICs. You will drive the adoption of AI/ML techniques to transform design automation, optimization, and productivity across the digital design flow. Your work will span multiple business units and directly shape how ADI integrates advanced digital functionality into next-generation products.
Key Responsibilities
Drive adoption of AI/ML methodologies to optimize synthesis, timing closure, power estimation, and design space exploration
Define and lead digital architecture for complex SoCs and mixed-signal ICs, including control logic, digital interfaces, and on-chip processing
Lead RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and power targets
Own the synthesis-to-signoff flow including synthesis with timing and placement constraints (Genus), STA and power analysis (Tempus), and logical equivalence checking (Conformal)
Lead architecture and design reviews, assessing trade-offs across timing, area, power, and testability
Influence design flows, IP reuse strategies, and product roadmaps across multiple projects
Collaborate with analog design teams to define and integrate digital-analog interfaces and control architectures
Required Skills And Experience
MSEE or MSCE with 10+ years of digital IC design experience, or PhD with 8+ years (BSEE/BSCE with equivalent depth considered)
Expert-level RTL design in Verilog/SystemVerilog with proven track record of complex digital subsystem delivery
Track record of leading digital designs from architecture through tape-out, silicon validation, and production release
Strong scripting skills (Python, Tcl, shell) with experience applying AI/ML techniques to enhance productivity
Deep knowledge of synthesis, static timing analysis, DFT (scan, ATPG, BIST), and clock domain crossing methodologies
Proficiency with Cadence digital design tools: Genus, Innovus, Tempus, Conformal
Excellent presentation, technical writing, and communication skills
Preferred Qualifications
Working knowledge of place-and-route (Innovus), floorplanning, and physical-aware design techniques
Experience with low-power design techniques including multi-voltage domains, power gating, and UPF
Familiarity with digital interfaces (I2C, SPI, UART) and mixed-signal SoC integration
Strong analytical and problem-solving abilities
Ability to work effectively in a collaborative team environment
Technical Scope
Development and deployment of AI/ML-driven workflows that measurably improve design quality, turnaround time, or coverage
Full digital subsystem architecture ownership from specification through silicon bring-up and production validation
Clock domain crossing analysis, lint, and formal verification for multi-clock digital architectures
DFT strategy and implementation including scan insertion, ATPG pattern generation, and fault coverage closure
Collaboration and Impact
Partner with analog design, verification, and applications teams to define digital control architectures that meet system-level requirements
Champion AI/ML-driven improvements to digital design workflows, sharing results and best practices across teams
Contribute to organizational knowledge through design reviews and cross-team technical forums
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
EEO is the Law: Notice of Applicant Rights Under the Law.
Job Req Type: Experienced
Required Travel: No
Shift Type: 1st Shift/Days
Show more Show less
Similar Jobs
M
MTS, Analog Design Engineering
Micron · Boise, United States, North America
M
Senior Engineer, STPG PE (FDV-Verilog)
Micron · Singapore, Singapore, Asia
M
Digital IC Design Engineer - Early Career
Marvell · Westborough, United States, North America
M
Staff Firmware/Software Engineer- Embedded SoC/Microcontroller/DSP/SERDES/AEC/Microled/ODSP/PHY/AI Connectivity
Marvell · Santa Clara, United States, North America