B
Physical IC Design Engineer
Accepting applicationsBroadcom · San Jose, United States, North America
Full-Time Senior AsicMachine LearningPCIePERLRTL
Employer listed salary
$141,300 - $226,000
Posted
14 Apr
Category
Design
Experience
Senior
Country
United States
Job Description:
Broadcom is searching for a Physical IC Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and Machine Learning ecosystems through our PCIe Switch Products – and managing mega datacenters, while leading world class performance, through our Enterprise Storage Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.
Responsibilities include, but are not limited to the following:
Compensation And Benefits
The annual base salary range for this position is $141,300 - $226,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
R024555
Broadcom is searching for a Physical IC Design Engineer to join the Asic Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and Machine Learning ecosystems through our PCIe Switch Products – and managing mega datacenters, while leading world class performance, through our Enterprise Storage Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.
Responsibilities include, but are not limited to the following:
- Execution of Physical Design, Synthesis, Physical Verification, and Timing Closure
- Setup and Synthesizing RTL
- Timing closure through various methods and strategies
- EM/IR Analysis
- Place and Route
- Clock Tree Synthesis
- Floor-planning and Layout
- Flow and Methodology Development
- Collaborating with IC Design RTL Engineers
- Must work in person at our San Jose site: no remote work allowed.
- TCL/PERL Scripting
- Proficiency in related EDA Tools
- Full physical design cycle experience: RTL to Tape-out
- Excellent verbal and written communication skills
- Minimum: Bachelor’s degree required in Electrical Engineering or Electronics Engineering
- 12+ Years of relevant experience
Compensation And Benefits
The annual base salary range for this position is $141,300 - $226,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
R024555
Similar Jobs
K
Electrical Design Engineer (FPGA & PCB)
KLA · Singapore, Singapore, Asia
I
Design Verification Engineer
Intel · Santa Clara, United States, North America
M
Custom HBM Physical Design Engineer, Member of Technical Staff (MTS)
Micron · 2 Locations
AD
Senior Engineer, Analog Design Engineering
Analog Devices · Chandler, United States, North America