WA
Memory Circuit Design Verification Engineer
Accepting applicationsWeekday AI (YC W21) · Hyderabad, Telangana, India
Full-Time Associate PythonSpiceTclUVMVerilog
Posted
4d ago
Category
Verification
Experience
Associate
Country
India
This role is for one of the Weekday's clients
Experience: 3+ yrs
Location: Hyderabad
Job Type: full-time
As a Contractor Memory Circuit Design Verification Engineer, you will contribute to the verification of advanced DRAM and HBM memory products. You'll work closely with a dynamic team to ensure timely delivery of functionally correct designs, collaborating with global teams and leveraging state-of-the-art verification
Requirements
Key Responsibilities
Perform FastSpice-based verification (Primesim, FineSim, SpectreFx) for DRAM critical timings and full-chip analog simulation across PVTs and speed grades.
Develop, maintain, and execute System Verilog/UVM-based testbenches and verification environments for full-chip validation.
Analyze and debug pre-silicon full-chip designs, focusing on timing closure and functional coverage.
Collaborate and communicate effectively with cross-geo teams (e.g., US) to align verification flows and share technical insights.
Document verification results, report issues, and contribute to continuous improvement of verification methodologies.
Must-Have Skills
Hands-on experience with Fast Spice simulators for analog and mixed-signal verification.
Proficiency in System Verilog/UVM-based verification methodology.
Strong understanding of DRAM memory architecture and timing analysis.
Secondary Skills
Scripting skills in Python or Tcl for automation and regression analysis.
Familiarity with EDA tools such as Virtuoso, FineSim, Hspice, Xcelium, SimVision, WaveView.
Ability to collaborate and communicate effectively with global teams and stakeholders.
Qualifications
Bachelor's or master's degree in electrical/Electronic Engineering or related field.
3-5 years of relevant experience in memory verification (DRAM/HBM/SRAM).
Strong problem-solving and debugging skills.
Good written and verbal communication skills.
Must-have Skills
Memory Verificationdram
Show more Show less
Experience: 3+ yrs
Location: Hyderabad
Job Type: full-time
As a Contractor Memory Circuit Design Verification Engineer, you will contribute to the verification of advanced DRAM and HBM memory products. You'll work closely with a dynamic team to ensure timely delivery of functionally correct designs, collaborating with global teams and leveraging state-of-the-art verification
Requirements
Key Responsibilities
Perform FastSpice-based verification (Primesim, FineSim, SpectreFx) for DRAM critical timings and full-chip analog simulation across PVTs and speed grades.
Develop, maintain, and execute System Verilog/UVM-based testbenches and verification environments for full-chip validation.
Analyze and debug pre-silicon full-chip designs, focusing on timing closure and functional coverage.
Collaborate and communicate effectively with cross-geo teams (e.g., US) to align verification flows and share technical insights.
Document verification results, report issues, and contribute to continuous improvement of verification methodologies.
Must-Have Skills
Hands-on experience with Fast Spice simulators for analog and mixed-signal verification.
Proficiency in System Verilog/UVM-based verification methodology.
Strong understanding of DRAM memory architecture and timing analysis.
Secondary Skills
Scripting skills in Python or Tcl for automation and regression analysis.
Familiarity with EDA tools such as Virtuoso, FineSim, Hspice, Xcelium, SimVision, WaveView.
Ability to collaborate and communicate effectively with global teams and stakeholders.
Qualifications
Bachelor's or master's degree in electrical/Electronic Engineering or related field.
3-5 years of relevant experience in memory verification (DRAM/HBM/SRAM).
Strong problem-solving and debugging skills.
Good written and verbal communication skills.
Must-have Skills
Memory Verificationdram
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA