E(
Lead Verification Engineer
Accepting applicationseInfochips (An Arrow Company) · Bengaluru, Karnataka, India
Full-Time Mid_senior ASICDDREthernetPCIeRISC-V
Estimated market salary
₹27-49 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
11 Jun
Category
Verification
Experience
Mid_senior
Country
India
Hiring Verification Engineer
Location- Noida, Ahmedabad, Bangalore, Pune, Hyderabad, Chennai
Please ignore this mail if you are already in interview process with us or working with us.
Job description:
Experience- 5+ years
· Must have expertise in ASIC verification methodologies and ASIC design flow
· Experience working of SV and UVM methodology and knowledge of at least one industry standard protocols like Ethernet, PCIe, MIPI, USB, AXI, RISC-V, AMBA, DDR or similar is required, must have executed at-least 2 SoC Verification projects
· Experience in any of the listed topics: UVM, formal verification, mixed-signal simulations, power-aware simulations
· Experience in setting up and debugging functional and/or gate-level simulations
· Experience in translating functional requirements into verification plans
· Experience in developing verification environment and regression setup.
· Coverage analysis and closure
<<✍Share resume at 📩medha.gaur@einfochips.com>>
Show more Show less
Location- Noida, Ahmedabad, Bangalore, Pune, Hyderabad, Chennai
Please ignore this mail if you are already in interview process with us or working with us.
Job description:
Experience- 5+ years
· Must have expertise in ASIC verification methodologies and ASIC design flow
· Experience working of SV and UVM methodology and knowledge of at least one industry standard protocols like Ethernet, PCIe, MIPI, USB, AXI, RISC-V, AMBA, DDR or similar is required, must have executed at-least 2 SoC Verification projects
· Experience in any of the listed topics: UVM, formal verification, mixed-signal simulations, power-aware simulations
· Experience in setting up and debugging functional and/or gate-level simulations
· Experience in translating functional requirements into verification plans
· Experience in developing verification environment and regression setup.
· Coverage analysis and closure
<<✍Share resume at 📩medha.gaur@einfochips.com>>
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA