OG
Lead SoC Designer
Accepting applicationsOho Group · San Jose, CA
Full-Time Mid_senior AIASICRTLSoCSystemVerilog
Posted
19h ago
Category
Design
Experience
Mid_senior
Country
United States
Lead SoC Design Engineer - Multiple Startups - Bay Area - 250k+
The Oho Group have partnered with a number of exciting AI startups looking for a Senior SoC Designer to lead frontend RTL design for next-generation acceleration systems.
Responsibilities
Develop and optimize RTL for AI centric hardware subsystems
Implement micro-architectures focused on datapaths, memory, and performance
Drive PPA optimization across frequency, power, and area targets
Lead synthesis, timing closure, and frontend verification
Collaborate with architecture teams on HW/SW co-optimization for AI workloads
Requirements
5+ years in silicon/ASIC frontend design
Strong RTL expertise in Verilog/SystemVerilog
Experience with synthesis, timing analysis, verification, and power optimization
Deep understanding of PPA trade-offs and memory bandwidth optimization (SRAM)
Proficiency with EDA tools including Verilator, Yosys, and OpenSTA
Show more Show less
The Oho Group have partnered with a number of exciting AI startups looking for a Senior SoC Designer to lead frontend RTL design for next-generation acceleration systems.
Responsibilities
Develop and optimize RTL for AI centric hardware subsystems
Implement micro-architectures focused on datapaths, memory, and performance
Drive PPA optimization across frequency, power, and area targets
Lead synthesis, timing closure, and frontend verification
Collaborate with architecture teams on HW/SW co-optimization for AI workloads
Requirements
5+ years in silicon/ASIC frontend design
Strong RTL expertise in Verilog/SystemVerilog
Experience with synthesis, timing analysis, verification, and power optimization
Deep understanding of PPA trade-offs and memory bandwidth optimization (SRAM)
Proficiency with EDA tools including Verilator, Yosys, and OpenSTA
Show more Show less