LT
Lead Physical Design Engineer
Accepting applicationsL&T Technology Services · Bengaluru, Karnataka, India
Full-Time Mid_senior CadenceMentor
Estimated market salary
₹8-14 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
29 May
Category
Design
Experience
Mid_senior
Country
India
LTTS is hiring for Physical Design Lead with 7+ years of experience on below JD ::
JD for PnR – 7+ ’ experience
• IP/Block level PnR activities from Netlist to GDS-II.
• Good knowledge of all PnR activities like Floor-planning, Placement, CTS, Routing, Timing closure(STA), signoff checks like FEV, VCLP, EMIR and PV.
• Knowledge of industry stanrd E tools (Synops, Cadence, Mentor)
• Worked on DSM technologies, tsmc 5nm and below experience preferred.
• Knowledge of scripting skills.
• Minimum Experience : 5+
Show more Show less
JD for PnR – 7+ ’ experience
• IP/Block level PnR activities from Netlist to GDS-II.
• Good knowledge of all PnR activities like Floor-planning, Placement, CTS, Routing, Timing closure(STA), signoff checks like FEV, VCLP, EMIR and PV.
• Knowledge of industry stanrd E tools (Synops, Cadence, Mentor)
• Worked on DSM technologies, tsmc 5nm and below experience preferred.
• Knowledge of scripting skills.
• Minimum Experience : 5+
Show more Show less
Similar Jobs
N
Senior Networking ASIC Functional Characterization Engineer
NVIDIA · Yokneam, Israel, Middle East
N
Senior ASIC Engineer, Switch SoC
NVIDIA · Bangalore, India, Asia
N
ASIC Design and Verification Intern, SOC - 2027
NVIDIA · Shanghai, China, Asia
N
SOC Design Team Methodology Intern - 2027
NVIDIA · Shanghai, China, Asia