CS
Lead DFT Engineer
Accepting applicationsCadence System Design and Analysis · Pune City, Maharashtra, India
Full-Time Mid_senior ATPGBoundary scanDFTRTL
Estimated market salary
₹70-126 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
14 Jun
Category
Test
Experience
Mid_senior
Country
India
Experience: 5- 12 years
Location - Pune
Responsibilities:
· Complete DFT ownership of projects including:
Identifying and implementing RTL changes for DFT.
Performing scan insertion, LEC checks, low power CLP checks.
Developing timing constraints for test mode timing closure.
Scan and ATPG for different fault models.
Boundary scan, ACJTAG, IEEE 1500 implementation and verification.
IEEE1687 (iJTAG) compliant ICL/PDL for functional manufacturing tests.
Running zero delay and timing simulations and debugging on all the above aspects.
Supporting post silicon bring up.
Experience working on very high speed and low power designs.
Show more Show less
Location - Pune
Responsibilities:
· Complete DFT ownership of projects including:
Identifying and implementing RTL changes for DFT.
Performing scan insertion, LEC checks, low power CLP checks.
Developing timing constraints for test mode timing closure.
Scan and ATPG for different fault models.
Boundary scan, ACJTAG, IEEE 1500 implementation and verification.
IEEE1687 (iJTAG) compliant ICL/PDL for functional manufacturing tests.
Running zero delay and timing simulations and debugging on all the above aspects.
Supporting post silicon bring up.
Experience working on very high speed and low power designs.
Show more Show less