C
Lead Design Engineer
Accepting applicationsCadence · San Jose, CA
Full-Time Senior AICadenceDDRaianalog
Posted
4 May
Category
Test
Experience
Senior
Country
United States
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Lead Design Engineer – Roles & Responsibilities
Contribute to analog and AMS design activities for high‑speed memory interface PHYs, with strong hands‑on execution capability
Evaluate architecture models and feasibility studies to assess performance, power, area, and scalability trade‑offs
Support early architecture exploration by providing circuit‑level insight and validating architectural assumptions
Actively support silicon bring‑up, lab debug, and characterization, including root‑cause analysis of analog, AMS, and PHY‑level issues
Show willingness to jump into any technical domain that requires immediate attention to unblock teams or customers
Contribute to technical documentation by identifying gaps, proposing improvements, and supporting the creation of design documents and architecture support material
Act as a dependable technical contributor during critical phases such as silicon validation, and customer escalations
Apply AI‑based approaches to automate repetitive tasks, and enhance engineering productivity
Required Qualifications
M.S. degree in Electrical Engineering, Computer Engineering, or related field (required or strongly preferred)
Minimum 7 years of industry experience in analog / AMS design, memory PHYs, or high‑speed IO
Strong hands‑on experience with analog and AMS circuits
Solid background in DDR / LPDDR memory interfaces
The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Show more Show less
Lead Design Engineer – Roles & Responsibilities
Contribute to analog and AMS design activities for high‑speed memory interface PHYs, with strong hands‑on execution capability
Evaluate architecture models and feasibility studies to assess performance, power, area, and scalability trade‑offs
Support early architecture exploration by providing circuit‑level insight and validating architectural assumptions
Actively support silicon bring‑up, lab debug, and characterization, including root‑cause analysis of analog, AMS, and PHY‑level issues
Show willingness to jump into any technical domain that requires immediate attention to unblock teams or customers
Contribute to technical documentation by identifying gaps, proposing improvements, and supporting the creation of design documents and architecture support material
Act as a dependable technical contributor during critical phases such as silicon validation, and customer escalations
Apply AI‑based approaches to automate repetitive tasks, and enhance engineering productivity
Required Qualifications
M.S. degree in Electrical Engineering, Computer Engineering, or related field (required or strongly preferred)
Minimum 7 years of industry experience in analog / AMS design, memory PHYs, or high‑speed IO
Strong hands‑on experience with analog and AMS circuits
Solid background in DDR / LPDDR memory interfaces
The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Show more Show less
Similar Jobs
M
HBM PE DFT
Micron · Boise, United States, North America
N
Test Engineer - Photonic
NVIDIA · Roskilde, Denmark, Europe
N
Lead Engineer, Healthcare Data Operations and Strategy
NVIDIA · Santa Clara, United States, North America
AM
Administrative Assistant – Categorie Protette L.68/99
Applied Materials · Treviso, Italy, Europe