TI
Layout Engineer
Accepting applicationsThunderSoft India Private Limited · Hyderabad, Telangana, India
Full-Time Mid_senior CMOSCalibreSERDESanalogmixed signal
Posted
1d ago
Category
Design
Experience
Mid_senior
Country
India
Layout in advanced CMOS technologies including floorplan, placement, routing, DRC, LVS etc.
Expertise on 2nm ,3nm, 5nm,7nm,14nm etc. technology nodes on various analog mixed signal blocks such as HBM, PLL, Band gap, LDO, ADC, DAC, SERDES, IO etc.
Should be well versed with tools such as Virtuoso/ XL/ EXL, IC12.1, and Calibre etc.
Requires excellent teamwork, good communication and strong problem-solving skills.
Standard analog layout techniques and good understanding of physical, electrical aspects of layout.
Good understanding of reliability physics including EM, ESD, crosstalk, shielding, Latchup and deep sub-micron challenges.
Show more Show less
Expertise on 2nm ,3nm, 5nm,7nm,14nm etc. technology nodes on various analog mixed signal blocks such as HBM, PLL, Band gap, LDO, ADC, DAC, SERDES, IO etc.
Should be well versed with tools such as Virtuoso/ XL/ EXL, IC12.1, and Calibre etc.
Requires excellent teamwork, good communication and strong problem-solving skills.
Standard analog layout techniques and good understanding of physical, electrical aspects of layout.
Good understanding of reliability physics including EM, ESD, crosstalk, shielding, Latchup and deep sub-micron challenges.
Show more Show less
Similar Jobs
IG
Application Specific Integrated Circuit Design Engineer
Insight Global · St Paul, MN
TI
Application Specific Integrated Circuit Design Engineer
Trilyon, Inc. · San Jose, CA
HI
FPGA Firmware Engineer
Haigh-Farr, Inc. · Bedford, NH
AW
Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning
Amazon Web Services (AWS) · Cupertino, CA