D
Hardware Test Engineer
Accepting applicationsDensityAI · Mountain View, CA
Full-Time Mid_senior AIATEC++DDRJTAG
Posted
5d ago
Category
Manufacturing
Experience
Mid_senior
Country
United States
ITAR Notice: This role involves access to ITAR-controlled information. Applicants must be U.S. persons (U.S. citizens, U.S. permanent residents, asylees, or refugees) per 22 CFR 120.62.
About The Role
Own the test that proves our AI accelerator hardware works — from the packaged units, to the boards they sit on, to the systems they ship in. You'll develop the test setups, test hardware, and coverage/yield/throughput that let us catch problems early and ship at volume. You'll sit at the seam between silicon/packaging and the systems our accelerators run in, and own the test strategy that spans package level, board level, and — increasingly — full system level.
What You'll Do
Develop and run package-level test — socket-based bring-up and validation of packaged units: power-up, interface/interconnect continuity, and functional/parametric checks against spec (board↔package interface, not ATE silicon device test)
Develop and run board-level test — functional, structural (boundary scan/JTAG), in-circuit, and bring-up validation for accelerator boards and system hardware
Build out system-level test — bring up and validate assembled accelerator systems against spec, including functional, stress, and burn-in flows
Design and validate test hardware and fixtures — sockets, connectors, load boards, and board/system fixtures for high-speed and high-current test
Drive test coverage, yield analysis, and test-time/cost reduction across the product lifecycle
Lead new-product test bring-up; resolve test escapes, yield excursions, and hardware failures with data-driven root cause
Run characterization and correlation across levels — package ↔ board ↔ system, and bench ↔ production test
Define test specs, limits, and guardbands with design, product, packaging, and reliability engineering
Transfer and sustain test programs at OSAT/CM and manufacturing partners through ramp to high volume
Use and develop AI-assisted tool flows to accelerate test development, debug, and yield analysis
What We're Looking For
BS/MS in Electrical/Computer Engineering or equivalent plus 5+ years in package/board/system-level hardware test engineering
Hands-on test experience across at least two of package-level, board-level, and system-level test — with the ability to own the others
Package and board test hardware experience (sockets, connectors, load boards, fixtures) and the signal/power integrity that comes with high-speed, high-current test
Lab bring-up and debug skills: oscilloscopes, logic and protocol analyzers, power and thermal instrumentation
Data analysis and statistical skills for yield, characterization, and correlation work
(Optional) High-speed I/O / SerDes, DDR/HBM, RF, or high-current/power-device test; structural test (boundary scan); scripting/automation (Python, C++); system burn-in and reliability test; OSAT/CM partner management
Full compensation packages are based on candidate experience and relevant certifications.
California pay range
$230,000 - $290,000 USD
Show more Show less
About The Role
Own the test that proves our AI accelerator hardware works — from the packaged units, to the boards they sit on, to the systems they ship in. You'll develop the test setups, test hardware, and coverage/yield/throughput that let us catch problems early and ship at volume. You'll sit at the seam between silicon/packaging and the systems our accelerators run in, and own the test strategy that spans package level, board level, and — increasingly — full system level.
What You'll Do
Develop and run package-level test — socket-based bring-up and validation of packaged units: power-up, interface/interconnect continuity, and functional/parametric checks against spec (board↔package interface, not ATE silicon device test)
Develop and run board-level test — functional, structural (boundary scan/JTAG), in-circuit, and bring-up validation for accelerator boards and system hardware
Build out system-level test — bring up and validate assembled accelerator systems against spec, including functional, stress, and burn-in flows
Design and validate test hardware and fixtures — sockets, connectors, load boards, and board/system fixtures for high-speed and high-current test
Drive test coverage, yield analysis, and test-time/cost reduction across the product lifecycle
Lead new-product test bring-up; resolve test escapes, yield excursions, and hardware failures with data-driven root cause
Run characterization and correlation across levels — package ↔ board ↔ system, and bench ↔ production test
Define test specs, limits, and guardbands with design, product, packaging, and reliability engineering
Transfer and sustain test programs at OSAT/CM and manufacturing partners through ramp to high volume
Use and develop AI-assisted tool flows to accelerate test development, debug, and yield analysis
What We're Looking For
BS/MS in Electrical/Computer Engineering or equivalent plus 5+ years in package/board/system-level hardware test engineering
Hands-on test experience across at least two of package-level, board-level, and system-level test — with the ability to own the others
Package and board test hardware experience (sockets, connectors, load boards, fixtures) and the signal/power integrity that comes with high-speed, high-current test
Lab bring-up and debug skills: oscilloscopes, logic and protocol analyzers, power and thermal instrumentation
Data analysis and statistical skills for yield, characterization, and correlation work
(Optional) High-speed I/O / SerDes, DDR/HBM, RF, or high-current/power-device test; structural test (boundary scan); scripting/automation (Python, C++); system burn-in and reliability test; OSAT/CM partner management
Full compensation packages are based on candidate experience and relevant certifications.
California pay range
$230,000 - $290,000 USD
Show more Show less