AD
FPGA Design Engineer
Accepting applicationsACL Digital · Greater Hyderabad Area
Full-Time Entry EthernetFPGAPCIeRTLSERDES
Estimated market salary
₹5-9 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
15 Jun
Category
Design
Experience
Entry
Country
India
Key Highlights
Role: FPGA Validation Engineer •
Experience: 6+ Years
• Qualification: BE/BTech or ME/MTech
Location: Hyderabad Only
Notice Period: Immediate Joiners Only
Open Positions: 10
Salary: Up to 46 LPA
Top 3 Keywords: FPGA Validation | Silicon Bring-up | Protocol Debug
Job Overview We are looking for strong FPGA validation experts to validate silicon features and interfaces using FPGA design flow and embedded test applications.
Key Skills Required • Hands-on FPGA silicon validation and FPGA design flow (Xilinx/Altera/Microchip) • RTL + Embedded C based validation design and test development • Board bring-up, silicon debug and root cause analysis using lab equipment • Experience with protocols such as PCIe, DDR4/5, Ethernet, USB, JESD204B/C, MIPI, MACSEC, PTP • SERDES basics (CTLE/DFE) and embedded processor peripherals (SPI, I3C, UART, USB) • Strong board-level debugging using oscilloscopes, logic analyzers and protocol testers • Automation, regression flow and documentation skills
If you are interested, please apply and also refer suitable candidates from your network.
Email id - prabhu.p@acldigital.com
Show more Show less
Role: FPGA Validation Engineer •
Experience: 6+ Years
• Qualification: BE/BTech or ME/MTech
Location: Hyderabad Only
Notice Period: Immediate Joiners Only
Open Positions: 10
Salary: Up to 46 LPA
Top 3 Keywords: FPGA Validation | Silicon Bring-up | Protocol Debug
Job Overview We are looking for strong FPGA validation experts to validate silicon features and interfaces using FPGA design flow and embedded test applications.
Key Skills Required • Hands-on FPGA silicon validation and FPGA design flow (Xilinx/Altera/Microchip) • RTL + Embedded C based validation design and test development • Board bring-up, silicon debug and root cause analysis using lab equipment • Experience with protocols such as PCIe, DDR4/5, Ethernet, USB, JESD204B/C, MIPI, MACSEC, PTP • SERDES basics (CTLE/DFE) and embedded processor peripherals (SPI, I3C, UART, USB) • Strong board-level debugging using oscilloscopes, logic analyzers and protocol testers • Automation, regression flow and documentation skills
If you are interested, please apply and also refer suitable candidates from your network.
Email id - prabhu.p@acldigital.com
Show more Show less
Similar Jobs
M
PRINCIPAL RTL DESIGN
Micron · Boise, United States, North America
M
Principal Engineer, High‑Speed RTL Design
Micron · Bangalore, India, Asia
N
ASIC TOP Floorplan Design Engineer
NVIDIA · Shanghai, China, Asia
N
Senior System Software Engineer, SoC Power and Performance - O-RAN Infrastructure
NVIDIA · 3 Locations