SG
Field-Programmable Gate Arrays Engineer
Accepting applicationsSaxon Global · Melbourne, FL
Full-Time Mid_senior ASICFPGARTLSOISystemVerilog
Posted
16 Jun
Category
Design
Experience
Mid_senior
Country
United States
Job Description
Job - FPGA Engineer
Location – Melbourne, FL
Job Type – Full time
Core Responsibilities
• RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
• Verification: Create UVM constrained random environments and conduct static timing, linting, and clock-domain-crossing (CDC) analyses.
• DO-254 Certification: Create artifacts required for Airborne Electronic Hardware (AEH) DAL-A certification and participate in FAA SOI audits.
• Hardware Lifecycle: Handle requirements capture, decomposition, architecture development, synthesis, and placement & routing. [1]
Key Qualifications
• Experience: Substantial hands-on FPGA or ASIC development experience
• Education: Degree in a STEM (Science, Technology, Engineering, Mathematics) field.
• Avionics Knowledge: Familiarity with design assurance standards (DO-254) is highly preferred.
Show more Show less
Job - FPGA Engineer
Location – Melbourne, FL
Job Type – Full time
Core Responsibilities
• RTL Design & Simulation: Develop code and testbenches using VHDL, Verilog, and SystemVerilog.
• Verification: Create UVM constrained random environments and conduct static timing, linting, and clock-domain-crossing (CDC) analyses.
• DO-254 Certification: Create artifacts required for Airborne Electronic Hardware (AEH) DAL-A certification and participate in FAA SOI audits.
• Hardware Lifecycle: Handle requirements capture, decomposition, architecture development, synthesis, and placement & routing. [1]
Key Qualifications
• Experience: Substantial hands-on FPGA or ASIC development experience
• Education: Degree in a STEM (Science, Technology, Engineering, Mathematics) field.
• Avionics Knowledge: Familiarity with design assurance standards (DO-254) is highly preferred.
Show more Show less
Similar Jobs
M
PRINCIPAL RTL DESIGN
Micron · Boise, United States, North America
M
Principal Engineer, High‑Speed RTL Design
Micron · Bangalore, India, Asia
N
ASIC TOP Floorplan Design Engineer
NVIDIA · Shanghai, China, Asia
N
Senior System Software Engineer, SoC Power and Performance - O-RAN Infrastructure
NVIDIA · 3 Locations