SC
Emulation Engineer-W2 only
Accepting applicationsSteneral Consulting · San Jose, CA
Full-Time Mid_senior DDRFPGAPCIePerlPython
Posted
4d ago
Category
Verification
Experience
Mid_senior
Country
United States
Role: Emulation Engineer.
Need local to CA.
W2 only
Job Description
Experienced Emulation Engineers with strong expertise in Palladium/ZeBu hardware emulation to support SoC/IP verification and validation activities.
Key Responsibilities
Develop and maintain emulation environments using Palladium/ZeBu platforms
Port RTL/UVM testbenches from simulation to emulation
Debug SoC/IP level issues in emulation and provide root-cause analysis
Optimize performance and compile time for large SoC designs
Integrate transactors, BFMs, and acceleration models
Work closely with DV, RTL, and software teams for bring-up and validation
Develop/employ hybrid verification (simulation + emulation) flows
Support pre-silicon software validation and boot flows
Create scripts for build, run, and regression automation
Required Skills
3+ years in SoC/IP verification with emulation experience
Strong hands-on experience with palladium/ZeBu emulation platforms
Good knowledge of SystemVerilog and UVM
Experience in simulation-to-emulation bring-up
Familiarity with SCE-MI / transactor-based acceleration
Strong debugging skills across RTL, testbench, and firmware
Knowledge of PCIe/AXI/DDR or similar standard protocols
Experience with Linux bring-up on emulation is a plus
Preferred Qualifications
Experience in full-chip emulation environments
Exposure to performance tuning and capacity planning
Scripting knowledge (Python/Shell/Perl)
Experience with FPGA prototyping is an added advantage
Soft Skills
Strong problem-solving and debugging mindset
Good communication and cross-team collaboration
Ability to work in fast-paced project schedules
Show more Show less
Need local to CA.
W2 only
Job Description
Experienced Emulation Engineers with strong expertise in Palladium/ZeBu hardware emulation to support SoC/IP verification and validation activities.
Key Responsibilities
Develop and maintain emulation environments using Palladium/ZeBu platforms
Port RTL/UVM testbenches from simulation to emulation
Debug SoC/IP level issues in emulation and provide root-cause analysis
Optimize performance and compile time for large SoC designs
Integrate transactors, BFMs, and acceleration models
Work closely with DV, RTL, and software teams for bring-up and validation
Develop/employ hybrid verification (simulation + emulation) flows
Support pre-silicon software validation and boot flows
Create scripts for build, run, and regression automation
Required Skills
3+ years in SoC/IP verification with emulation experience
Strong hands-on experience with palladium/ZeBu emulation platforms
Good knowledge of SystemVerilog and UVM
Experience in simulation-to-emulation bring-up
Familiarity with SCE-MI / transactor-based acceleration
Strong debugging skills across RTL, testbench, and firmware
Knowledge of PCIe/AXI/DDR or similar standard protocols
Experience with Linux bring-up on emulation is a plus
Preferred Qualifications
Experience in full-chip emulation environments
Exposure to performance tuning and capacity planning
Scripting knowledge (Python/Shell/Perl)
Experience with FPGA prototyping is an added advantage
Soft Skills
Strong problem-solving and debugging mindset
Good communication and cross-team collaboration
Ability to work in fast-paced project schedules
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA