A
Emulation Engineer
Accepting applicationsALTEN · San Jose, CA
Full-Time Mid_senior FPGAPerlPythonRTLSoC
Posted
27 Apr
Category
Verification
Experience
Mid_senior
Country
United States
Job Description:
Experienced Emulation Engineers with strong expertise in ZeBu-based hardware emulation to support SoC/IP verification and validation activities.
Key Responsibilities:
Develop and maintain emulation environments using ZeBu platforms
Port RTL/UVM testbenches from simulation to emulation
Debug SoC/IP level issues in emulation and provide root-cause analysis
Optimize performance and compile time for large SoC designs
Integrate transactors, BFMs, and acceleration models
Work closely with DV, RTL, and software teams for bring-up and validation
Develop/employ hybrid verification (simulation + emulation) flows
Support pre-silicon software validation and boot flows
Create scripts for build, run, and regression automation
Required Skills:
8+ years in SoC/IP verification with emulation experience
Strong hands-on experience with ZeBu emulation platforms
Good knowledge of SystemVerilog and UVM
Experience in simulation-to-emulation bring-up
Familiarity with SCE-MI / transactor-based acceleration
Strong debugging skills across RTL, testbench, and firmware
Knowledge of AXI/APB/AHB or similar standard protocols
Experience with Linux bring-up on emulation is a plus
Preferred Qualifications:
Experience in full-chip emulation environments
Exposure to performance tuning and capacity planning
Scripting knowledge (Python/Shell/Perl)
Experience with FPGA prototyping is an added advantage
Soft Skills:
Strong problem-solving and debugging mindset
Good communication and cross-team collaboration
Ability to work in fast-paced project schedules
Show more Show less
Experienced Emulation Engineers with strong expertise in ZeBu-based hardware emulation to support SoC/IP verification and validation activities.
Key Responsibilities:
Develop and maintain emulation environments using ZeBu platforms
Port RTL/UVM testbenches from simulation to emulation
Debug SoC/IP level issues in emulation and provide root-cause analysis
Optimize performance and compile time for large SoC designs
Integrate transactors, BFMs, and acceleration models
Work closely with DV, RTL, and software teams for bring-up and validation
Develop/employ hybrid verification (simulation + emulation) flows
Support pre-silicon software validation and boot flows
Create scripts for build, run, and regression automation
Required Skills:
8+ years in SoC/IP verification with emulation experience
Strong hands-on experience with ZeBu emulation platforms
Good knowledge of SystemVerilog and UVM
Experience in simulation-to-emulation bring-up
Familiarity with SCE-MI / transactor-based acceleration
Strong debugging skills across RTL, testbench, and firmware
Knowledge of AXI/APB/AHB or similar standard protocols
Experience with Linux bring-up on emulation is a plus
Preferred Qualifications:
Experience in full-chip emulation environments
Exposure to performance tuning and capacity planning
Scripting knowledge (Python/Shell/Perl)
Experience with FPGA prototyping is an added advantage
Soft Skills:
Strong problem-solving and debugging mindset
Good communication and cross-team collaboration
Ability to work in fast-paced project schedules
Show more Show less
Similar Jobs
M
Senior Staff Engineer - Design Verification- SerDes/ PHY/AMS / Mixed‑Signal
Marvell · Bangalore, India, Asia
M
Senior Principal Engineer Verification
Marvell · Hyderabad, India, Asia
M
Principal Engineer - Design Verification
Marvell · Hyderabad, India, Asia
M
Design Verification Senior Staff Engineer
Marvell · Hyderabad, India, Asia