U
DFX Verification Engineer
Accepting applicationsUST · Bengaluru, Karnataka, India
Full-Time Mid_senior JTAGRTLSoCSystemVerilogVerilog
Posted
12 Jun
Category
Design
Experience
Mid_senior
Country
India
Job Summary
We are seeking a skilled DFX Engineer with 4+ years of experience in SoC RTL/DFx verification, debug, and gate-level simulations. The ideal candidate will have strong expertise in Verilog coding, JTAG, and test mode verification, along with a solid understanding of silicon debug and pattern generation.
Key Responsibilit
ieExecute and debug Gate-Level Simulations (GL
S)Develop and maintain testbench and verification environme
ntWork on Verilog coding and design validati
onValidate JTAG functionality and test mode operati
onAnalyze and troubleshoot DFx-related issues across the design cyc
leCollaborate with design, validation, and silicon teams for issue resoluti
onSupport post-silicon debug and bring-up activiti
esPerform SoC RTL and DFX verification and debuggi
ng
Required S
kilStrong experience in SoC RTL/DFx verification and de
bugHands-on experience in GLS simulations and debugg
ingProficiency in Verilog/SystemVerilog cod
ingGood understanding of JTAG architecture and proto
colExperience in test mode verificat
ionStrong debugging and problem-solving ski
lls
Show more Show less
We are seeking a skilled DFX Engineer with 4+ years of experience in SoC RTL/DFx verification, debug, and gate-level simulations. The ideal candidate will have strong expertise in Verilog coding, JTAG, and test mode verification, along with a solid understanding of silicon debug and pattern generation.
Key Responsibilit
ieExecute and debug Gate-Level Simulations (GL
S)Develop and maintain testbench and verification environme
ntWork on Verilog coding and design validati
onValidate JTAG functionality and test mode operati
onAnalyze and troubleshoot DFx-related issues across the design cyc
leCollaborate with design, validation, and silicon teams for issue resoluti
onSupport post-silicon debug and bring-up activiti
esPerform SoC RTL and DFX verification and debuggi
ng
Required S
kilStrong experience in SoC RTL/DFx verification and de
bugHands-on experience in GLS simulations and debugg
ingProficiency in Verilog/SystemVerilog cod
ingGood understanding of JTAG architecture and proto
colExperience in test mode verificat
ionStrong debugging and problem-solving ski
lls
Show more Show less
Similar Jobs
M
PRINCIPAL RTL DESIGN
Micron · Boise, United States, North America
M
Principal Engineer, High‑Speed RTL Design
Micron · Bangalore, India, Asia
N
ASIC TOP Floorplan Design Engineer
NVIDIA · Shanghai, China, Asia
N
Senior System Software Engineer, SoC Power and Performance - O-RAN Infrastructure
NVIDIA · 3 Locations