AD
DFT Engineer - Sr. / Lead
Accepting applicationsACL Digital · Bengaluru, Karnataka, India
Full-Time Mid_senior ATPGDFTJTAGPerlTcl
Estimated market salary
₹44-79 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
4d ago
Category
Test
Experience
Mid_senior
Country
India
DFT - Senior/ Lead Engineer
Job Description
Scan insertion.
SCAN DRC/ Coverage debug.
ATPG Pattern generation.
Gate level simulations ( Zero delay/Timing Delay simulations).
Worked on JTAG/P1500 protocols.
Perl/ Tcl scripting.
Timing/ Formal verification/ PD flow knowledge is plus.
Location: Bangalore
Show more Show less
Job Description
Scan insertion.
SCAN DRC/ Coverage debug.
ATPG Pattern generation.
Gate level simulations ( Zero delay/Timing Delay simulations).
Worked on JTAG/P1500 protocols.
Perl/ Tcl scripting.
Timing/ Formal verification/ PD flow knowledge is plus.
Location: Bangalore
Show more Show less
Similar Jobs
M
New College Grad - Engineer - HBM Design for Test (DFT)
Micron · Richardson, United States, North America
N
Senior DFT - Silicon Validation Engineer
NVIDIA · Santa Clara, United States, North America
AI
DFT Engineer
Ambarella Inc · Santa Clara County, CA
AL
Engineer, Silicon Validation
Ayar Labs · San Jose, CA