算S
DFT Engineer
Accepting applications算苗科技 SUNMMIO · California, United States
Full-Time Mid_senior AIATEATPGBoundary ScanDFT
Posted
1d ago
Category
Test
Experience
Mid_senior
Country
United States
算苗科技官网(www.sunmmio.com)该职位面向希望回国来北京发展的AI芯片领域人才
岗位职责:
1.参与定义全芯片dft架构,PAD规划/pimux设计、dft area及test time优化;
2.与前端设计合作完成dft相关可测性设计,协助后端完成dft相关floorplan设计,解决STA以及IR相关问题;
3.负责top/block级 Boundary Scan (DC/AC), MBIST, Logic Scan实现及验证;
4.负责top/block级ATPG,覆盖率分析,以及支持ATE调试;
5.dft flow搭建及维护。
任职要求:
1.掌握DFT基本技术与原理;
2.熟悉EDA tool: Tessent或TestMax (tessent优先), VCS/Verdi/DC/PT等;
3.熟悉Verilog/SDC, 掌握静态时序分析原理;
4.有实际流片经验;
5.有ATE fail定位调试经验 (加分项)。
Show more Show less
岗位职责:
1.参与定义全芯片dft架构,PAD规划/pimux设计、dft area及test time优化;
2.与前端设计合作完成dft相关可测性设计,协助后端完成dft相关floorplan设计,解决STA以及IR相关问题;
3.负责top/block级 Boundary Scan (DC/AC), MBIST, Logic Scan实现及验证;
4.负责top/block级ATPG,覆盖率分析,以及支持ATE调试;
5.dft flow搭建及维护。
任职要求:
1.掌握DFT基本技术与原理;
2.熟悉EDA tool: Tessent或TestMax (tessent优先), VCS/Verdi/DC/PT等;
3.熟悉Verilog/SDC, 掌握静态时序分析原理;
4.有实际流片经验;
5.有ATE fail定位调试经验 (加分项)。
Show more Show less
Similar Jobs
IG
Integration and Test Engineer
Insight Global · Rolling Meadows, IL
Q
Failure Analysis Engineer - Nanoprobing (2nd Shift)
Qualcomm · San Diego, CA
AW
Product Development Engineer, Annapurna Labs Silicon Operations
Amazon Web Services (AWS) · Austin, TX
SI
Hardware Engineer, ATE
Synaptics Incorporated · Irvine, CA