CDC/RDC ASIC DFT Engineer

Business Title: Senior ASIC DFT CDC Constraints Engineer
Location: Milpitas, CA
Job Type: Contract (12 M+)
Work Setting: Remote

Job Description:
Senior Clock Domain Crossing (CDC) Contractor to support our engineering team.
This is a critical, focused on maintaining design integrity during a transition period.
The ideal candidate will serve as a subject matter expert in CDC analysis and ASIC Design-for-Test (DFT) constraints.

Job Responsibilities:
Leading the CDC/RDC (Clock Domain Crossing / Reset Domain Crossing) methodology in silicon one chips
Design & implement robust and reusable RTL with CDC/RDC considerations
Spec comprehensive CDC/RDC check flows and work with CAD team to implement
Review and approve CDC/RDC constraints and waivers
Perform static glitch analysis
Improve design with prevention of static glitch hazard.

Minimum Qualifications:
Bachelor's or Master's degree on Electrical Engineering with at least 10 years of experience on ASIC chip design
RTL development skills and experiences
Solid understanding on CDC/RDC concepts and relevant design implementation
Experience on maintaining CDC/RDC flow and signing-off constraints and waivers
Solid understanding on static glitch hazards and experience on the relevant analysis on synthesis optimized gate netlists
Experiences on Static Timing Analysis
Experiences on VCS simulation SVA (SystemVerilog Assertions).

Skills:
CDC analysis
ASIC Design
DFT
CDC (Clock Domain Crossing)
RDC (Reset Domain Crossing)
Static Timing Analysis
SVA (SystemVerilog Assertions)
Show more Show less